ASRock Fatal1ty X399 Professional Gaming User Manual - Page 89

Platform first Error Handling, Global C-state Control

Page 89 highlights

Fatal1ty X399 Professional Gaming Series Custom Pstates5 Custom P-State5 or leave this item to [Auto]. Custom Pstates6 Custom P-State6 or leave this item to [Auto]. Custom Pstates7 Custom P-State7 or leave this item to [Auto]. Relaxed EDC throttling [Disabled] If this option is selected, part-specific EDC throttling protection is enabled. [Enabled] Select this option to reduce the amount of time the processor will throttle. [Auto] AMD's recommendation (Disabled). Zen Common Options RedirectForReturnDis From a workaround for GCC/C000005 issue for XV Core on CZ A0, setting MSRC001_1029 Decode Configuration (DE_CFG) bit 14 [DecfgNoRdrctForReturns] to 1. L2 TLB Associativity 0 - L2 TLB ways [11:8] are fully associative. 1 - =L2 TLB ways [11:8] are 4K-only. Platform first Error Handling Enable/disable PFEH, cloak individual banks, and mask deferred error interrupts from each bank. Core Performance Boost Disable CPB. Enable IBS Enables IBS through MSRC001_1005[42] and disables SpecLockMap through MSRC001_1020[54]. Global C-state Control Controls IO based C-state generation and DF C-states. 81 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105

English
81
Fatal1ty X399 Professional Gaming Series
Custom Pstates5
Custom P-State5 or leave this item to [Auto].
Custom Pstates6
Custom P-State6 or leave this item to [Auto].
Custom Pstates7
Custom P-State7 or leave this item to [Auto].
Relaxed EDC throttling
[Disabled]
If this option is selected, part-specific EDC throttling protection is enabled.
[Enabled]
Select this option to reduce the amount of time the processor will throttle.
[Auto]
AMD's recommendation (Disabled).
Zen Common Options
RedirectForReturnDis
From a workaround for GCC/C000005 issue for XV Core on CZ A0, setting MSRC001_1029
Decode Configuration (DE_CFG) bit 14 [DecfgNoRdrctForReturns] to 1.
L2 TLB Associativity
0 - L2 TLB ways [11:8] are fully associative.
1 - =L2 TLB ways [11:8] are 4K-only.
Platform first Error Handling
Enable/disable PFEH, cloak individual banks, and mask deferred error interrupts from each
bank.
Core Performance Boost
Disable CPB.
Enable IBS
Enables IBS through MSRC001_1005[42] and disables SpecLockMap through
MSRC001_1020[54].
Global C-state Control
Controls IO based C-state generation and DF C-states.