Acer Altos G301 Acer Altos G301 User's Guide - Page 136

MEGAKEY Green PC feature next. Making the BIOS, Appendix A: AMIBIOS POST Checkpoint Codes

Get Acer Altos G301 PDF manuals and user guides View all Acer Altos G301 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 136 highlights

124 Appendix A: AMIBIOS POST Checkpoint Codes Checkpoint Code Description 0Eh The keyboard controller BAT command result has been verified. Next, performing any necessary initialization after the keyboard controller BAT command test. 0Fh The initialization after the keyboard controller BAT command test is done. The keyboard command byte is written next. 10h The keyboard controller command byte is written. Next, issuing the Pin 23 and 24 blocking and unblocking command. 11h Next, checking if or keys were pressed during power on. Initializing CMOS RAM if the Initialize CMOS RAM in every boot AMIBIOS POST option was set in AMIBCP or the key was pressed. 12h Next, disabling DMA controllers 1 and 2 and interrupt controllers 1 and 2. 13h The video display has been disabled. Port B has been initialized. Next, initializing the chipset. 14h The 8254 timer test will begin next. 19h The 8254 timer test is over. Starting the memory refresh test next. 1Ah The memory refresh line is toggling. Checking the 15 second on/off time next. 23h Reading the 8042 input port and disabling the MEGAKEY Green PC feature next. Making the BIOS code segment writable and performing any necessary configuration before initializing the interrupt vectors. 24h The configuration required before interrupt vector initialization has completed. Interrupt vector initialization is about to begin.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
Appendix A: AMIBIOS POST Checkpoint Codes
124
0Eh
The keyboard controller BAT command result has
been verified. Next, performing any necessary
initialization after the keyboard controller BAT
command test.
0Fh
The initialization after the keyboard controller BAT
command test is done. The keyboard command
byte is written next.
10h
The keyboard controller command byte is written.
Next, issuing the Pin 23 and 24 blocking and
unblocking command.
11h
Next, checking if
<End>
or
<Ins>
keys were
pressed during power on. Initializing CMOS RAM if
the
Initialize CMOS RAM in every boot
AMIBIOS
POST option was set in AMIBCP or the
<End>
key
was pressed.
12h
Next, disabling DMA controllers 1 and 2 and
interrupt controllers 1 and 2.
13h
The video display has been disabled. Port B has
been initialized. Next, initializing the chipset.
14h
The 8254 timer test will begin next.
19h
The 8254 timer test is over. Starting the memory
refresh test next.
1Ah
The memory refresh line is toggling. Checking the
15 second on/off time
next.
23h
Reading the 8042 input port and disabling the
MEGAKEY Green PC feature next. Making the BIOS
code segment writable and performing any
necessary configuration before initializing the
interrupt vectors.
24h
The configuration required before interrupt vector
initialization has completed. Interrupt vector
initialization is about to begin.
Checkpoint Code
Description