Acer R310-U-P3200 User Guide - Page 39

Initialize Intelligent System Monitoring., Check flags in CMOS and in the BIOS data

Get Acer R310-U-P3200 - Altos - R310 PDF manuals and user guides
UPC - 750519118634
View all Acer R310-U-P3200 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 39 highlights

29 Checkpoint Code Beep Code 68h 69h 6Ah 6Bh 6Ch 6Eh 70h 72h 76h 7Ch 7Dh Description Enable external cache and CPU cache if present. Configure non-cacheable regions if necessary. NOTE: Hook routine must preserve DX, which carries the cache size to the DisplayCacheSizeJ routine. Initialize the handler for SMM. Display external cache size on the screen if it is non-zero. NOTE: Hook routine must preserve DX, which carries the cache size from the cacheConfigureJ routine. If CMOS is bad, load Custom Defaults from flash into CMOS. If successful, reboot. Display shadow message. Display the starting offset of the non-disposable segment of the BIOS. Check flags in CMOS and in the BIOS data area for errors detected during POST. Display error messages on the screen. Check status bits to see if configuration problems were detected. If so, display error messages on the screen. Check status bits for keyboard-related failures. Display error messages on the screen. Initialize the hardware interrupt vectors from 08 to 0F and from 70h to 77h. Also set the interrupt vectors from 60h to 66h to zero. Initialize Intelligent System Monitoring.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
29
68h
Enable external cache and CPU cache if
present.
Configure non-cacheable regions if neces-
sary.
NOTE: Hook routine must preserve DX,
which carries the cache size to the Display-
CacheSizeJ routine.
69h
Initialize the handler for SMM.
6Ah
Display external cache size on the screen if it
is non-zero.
NOTE: Hook routine must preserve DX,
which carries the cache size from the cache-
ConfigureJ routine.
6Bh
If CMOS is bad, load Custom Defaults from
flash into CMOS. If successful, reboot.
6Ch
Display shadow message.
6Eh
Display the starting offset of the non-dis-
posable segment of the BIOS.
70h
Check flags in CMOS and in the BIOS data
area for errors detected during POST. Dis-
play error messages on the screen.
72h
Check status bits to see if configuration
problems were detected. If so, display error
messages on the screen.
76h
Check status bits for keyboard-related fail-
ures. Display error messages on the screen.
7Ch
Initialize the hardware interrupt vectors
from 08 to 0F and from 70h to 77h. Also set
the interrupt vectors from 60h to 66h to
zero.
7Dh
Initialize Intelligent System Monitoring.
Checkpoint
Code
Beep Code
Description