Asus CUR-DLSR CUR-DLSR User Manual - Page 56
Chip Configuration
View all Asus CUR-DLSR manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 56 highlights
4. BIOS SETUP 4.4.1 Chip Configuration Video Memory Cache Mode [UC] USWC (uncacheable, speculative write combining) is a new cache technology for the video memory of the processor. It can greatly improve the display speed by caching the display data. You must set this to UC (uncacheable) if your display card cannot support this feature; otherwise your system may not boot. Configuration options: [UC] [USWC] Onboard PCI IDE Enable [Both] You can select to enable the primary IDE channel, both the primary and secondary channels, or disable both channels. Configuration options: [Both] [Primary] [Disabled] 4. BIOS SETUP Chip Configuration 56 ASUS CUR-DLSR User's Manual
ASUS CUR-DLSR User’s Manual
56
4. BIOS SETUP
4. BIOS SETUP
Chip Configuration
4.4.1
Chip Configuration
Video Memory Cache Mode [UC]
USWC (uncacheable, speculative write combining) is a new cache
technology for the video memory of the processor. It can greatly improve
the display speed by caching the display data. You must set this to UC
(uncacheable) if your display card cannot support this feature; otherwise
your system may not boot. Configuration options: [UC] [USWC]
Onboard PCI IDE Enable [Both]
You can select to enable the primary IDE channel, both the primary and
secondary channels, or disable both channels. Configuration options: [Both]
[Primary] [Disabled]