Asus Z8NA-D6 User Guide - Page 83
CPU Bridge Configuration
UPC - 610839170524
View all Asus Z8NA-D6 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 83 highlights
4.4.2 Chipset Configuration The Chipset configuration menu allows you to change advanced chipset settings. Select an item then press to display the sub-menu. Advanced Advanced Chipset Settings BIOS SETUP UTILITY WARNING: Setting wrong values in below sections may cause system to malfunction. Configure CPU Bridge features. CPU Bridge Configuration NorthBridge Configuration SouthBridge Configuration Intel VT-d Configuration ←→ Select Screen ↑↓ Select Item Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit v02.61 (C)Copyright 1985-2008, American Megatrends, Inc. CPU Bridge Configuration Advanced BIOS SETUP UTILITY CPU Bridge Chipset Configuration CPU REeVvIiSsIiOoNn :B0 Current CSI Frequency :65.480606GT Current Memory Frequency :1066 Mhz To transition the CSI links to full-speed or leave them in slow-mode. CSI Links Speed CSI Frequency CSI Isochronous MCeSmIorLy0sF requency MCeSmIorLy1 Mode Demand Scrubbing PMaetmroorly SFcrreuqbubeinncgy TMhermotrtyliMnogde- Closed Loop TMhermotrtyliEnCgC -FuOnpcetnioLno op Double Rate Refresh Demand Scrubbing Patrol Scrubbing NUMA Aware Page Policy [Full-Speed] [Auto] [Disabled] [ADuitsoa]bled] [IDnidseapbelnede]nt] [Disabled] [DAiustaob]led] [DIinsdaebpleend]ent] [DEinsaabblleedd]] [Auto] [Enabled] [Disabled] [Auto] [Closed] +F1 F10 ESC Select Screen Select Item Change Option General Help Save and Exit Exit v02.61 (C)Copyright 1985-2008, American Megatrends, Inc. Scroll down for more items. Adaptive Page Data Scramble Split Below 4GB Channel Interleaving Rank Interleaving [Disabled] [Enabled] [Disabled] [6:1] [4:1] +F1 F10 ESC Select Screen Select Item Change Option General Help Save and Exit Exit v02.61 (C)Copyright 1985-2008, American Megatrends, Inc. ASUS Z8NA-D6 Series 4-21