Dell External OEMR XL R210II Technical Guide - Page 35

Low Pin Count LPC Interface, Serial Peripheral Interface SPI, Compatibility Module, Advanced

Get Dell External OEMR XL R210II PDF manuals and user guides View all Dell External OEMR XL R210II manuals
Add to My Manuals
Save this manual to your list of manuals

Page 35 highlights

Dell 8.7 Low Pin Count (LPC) Interface The Ibex Peak implements an LPC Interface as described in the LPC 1.1 Specification. The Low Pin Count (LPC) bridge function of the Ibex Peak resides in PCI Device 31:Function 0. In addition to the LPC bridge interface function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC. 8.8 Serial Peripheral Interface (SPI) The Ibex Peak implements an SPI Interface as an alternative interface for the BIOS flash device. An SPI flash device can be used as a replacement for the FWH, and is required to support Gigabit Ethernet, Intel® Active Management Technology and integrated Intel Quiet System Technology. The Ibex Peak supports up to two SPI flash devices with speed up to 20 MHz, 33 MHz utilizing two chip select pins. 8.9 Compatibility Module The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently programmable channels. Channels 0-3 are hardwired to 8-bit, count-by-byte transfers, and channels 5-7 are hardwired to 16-bit, count-by-word transfers. Any two of the seven DMA channels can be programmed to support fast Type-F transfers. Channel 4 is reserved as a generic bus master request. The Ibex Peak supports LPC DMA, which is similar to ISA DMA, through the Ibex Peak's DMA controller. LPC DMA is handled through the use of the LDRQ# lines from peripherals and special encoding on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are supported on the LPC interface. The timer/counter block contains three counters that are equivalent in function to those found in one 82C54 programmable interval timer. These three counters are combined to provide the system timer function, and speaker tone. The 14.31818 MHz oscillator input provides the clock source for these three counters. The Ibex Peak provides an ISA-Compatible Programmable Interrupt Controller (PIC) that incorporates the functionality of two, 82C59 interrupt controllers. The two interrupt controllers are cascaded so that 14 external and two internal interrupts are possible. In addition, the Ibex Peak supports a serial interrupt scheme. All of the registers in these modules can be read and restored. This is required to save and restore system state after power has been removed and restored to the platform. 8.10 Advanced Programmable Interrupt Controller (APIC) In addition to the standard ISA compatible Programmable Interrupt controller (PIC) described in the previous section, the Ibex Peak incorporates the Advanced Programmable Interrupt Controller (APIC). 8.11 USB Interface The Ibex Peak contains up to two Enhanced Host Controller Interface (EHCI) host controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s which is 40 times faster than full-speed USB. The Ibex Peak also contains up to seven Universal Host Controller Interface (UHCI) controllers that support USB full-speed and low-speed signaling. The Ibex Peak supports up to fourteen USB 2.0 ports. All fourteen ports are high-speed, fullspeed, and low-speed capable. Ibex Peak's port-routing logic determines whether a USB port is controlled by one of the UHCI or EHCI controllers. PowerEdge R210 Technical Guide 35

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
Dell
PowerEdge R210 Technical Guide
35
8.7
Low Pin Count (LPC) Interface
The Ibex Peak implements an LPC Interface as described in the LPC 1.1 Specification. The Low
Pin Count (LPC) bridge function of the Ibex Peak resides in PCI Device 31:Function 0. In
addition to the LPC bridge interface function, D31:F0 contains other functional units including
DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC.
8.8
Serial Peripheral Interface (SPI)
The Ibex Peak implements an SPI Interface as an alternative interface for the BIOS flash device.
An SPI flash device can be used as a replacement for the FWH, and is required to support
Gigabit Ethernet, Intel
®
Active Management Technology and integrated Intel Quiet System
Technology. The Ibex Peak supports up to two SPI flash devices with speed up to 20 MHz, 33
MHz utilizing two chip select pins.
8.9
Compatibility Module
The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven
independently programmable channels. Channels 0–3 are hardwired to 8-bit, count-by-byte
transfers, and channels 5–7 are hardwired to 16-bit, count-by-word transfers. Any two of the
seven DMA channels can be programmed to support fast Type-F transfers.
Channel 4 is reserved as a generic bus master request.
The Ibex Peak supports LPC DMA, which is similar to ISA DMA, through the Ibex Peak’s DMA
controller. LPC DMA is handled through the use of the LDRQ# lines from peripherals and special
encoding on LAD[3:0] from the host. Single, Demand, Verify, and Increment modes are
supported on the LPC interface.
The timer/counter block contains three counters that are equivalent in function to those found
in one 82C54 programmable interval timer. These three counters are combined to provide the
system timer function, and speaker tone. The 14.31818 MHz oscillator input provides the clock
source for these three counters.
The Ibex Peak provides an ISA-Compatible Programmable Interrupt Controller (PIC) that
incorporates the functionality of two, 82C59 interrupt controllers. The two interrupt
controllers are cascaded so that 14 external and two internal interrupts are possible. In
addition, the Ibex Peak supports a serial interrupt scheme.
All of the registers in these modules can be read and restored. This is required to save and
restore system state after power has been removed and restored to the platform.
8.10
Advanced Programmable Interrupt Controller (APIC)
In addition to the standard ISA compatible Programmable Interrupt controller (PIC) described in
the previous section, the Ibex Peak incorporates the Advanced Programmable Interrupt
Controller (APIC).
8.11
USB Interface
The Ibex Peak contains up to two Enhanced Host Controller Interface (EHCI) host controllers
that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s
which is 40 times faster than full-speed USB. The Ibex Peak also contains up to seven Universal
Host Controller Interface (UHCI) controllers that support USB full-speed and low-speed signaling.
The Ibex Peak supports up to fourteen USB 2.0 ports. All fourteen ports are high-speed, full-
speed, and low-speed capable. Ibex Peak’s port-routing logic determines whether a USB port is
controlled by one of the UHCI or EHCI controllers.