Foxconn A7VML English Manual. - Page 37

Memory Configuration

Page 37 highlights

Memory Configuration CMOS Setup Utility - Copyright (C) 1985-2008, American Megatrends, Inc. Memory Configuration Memory Configuration Help Item Bank Interleaving [Disabled] Enable bank Memory Channel Interleaving [Enabled] I interleaving DCT Unganged Mode [Always] 3 Move Enter:Select +/-/:Value F10:Save ESC:Exit F1:General Help F9:Optimized Defaults ► Bank Interleaving Interleaving allows banks of SDRAM to alternate their refresh and access cycles. One bank will undergo its refresh cycle while another is being accessed. This improves memory performance by masking the refresh cycles of each memory bank. However, bank interleaving only works if the addresses requested consecutively are not in the same bank. ► Channel Interleaving Dual channel (Interleaved) mode offers the highest throughput for real world applications. Dual channel mode is enabled when the installed memory capacities of both DIMM channels are equal. If different speed DIMMs are used between channels, the slowest memory timing will be used. ► DCT Unganged Mode DCT stands for DRAM Controller. Ganged refers to the use of both DRAM controllers within a memory controller acting in concert to access memory. For a description of ganged (128-bit DRAM data width) and unganged (64-bit DRAM data width) DRAM modes : Ganged channels (DDR2) : ■ DCT channels A and B can be ganged as a single logical 128-bit DIMM. ■ Offers highest DDR2 bandwidth. ■ Requires both DIMMs in a logical pair to have identical size and timing parameters, both DCTs programmed identically. Unganged channels ■ DCT channels A and B operate as two completely independent 64-bit channels (both channels operate at the same frequency). ■ Reduce DRAM page conflicts - more concurrent open dram pages . ■ Better bus efficiency. Burst lengths supported When both DCTs are enabled in unganged mode, BIOS must initialize the frequency of each DCT in order. 30

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105

30
3
Memory Configuration
CMOS Setup Utility - Copyright (C) 1985-2008, American Megatrends, Inc.
Memory Configuration
Memory Configuration
Help Item
Bank Interleaving
Enable bank Memory
Channel Interleaving
[Enabled]
I interleaving
DCT Unganged Mode
[Always]
↑↓←→:Move
Enter:Select
+/-/:Value
F10:Save
ESC:Exit
F1:General Help
F9:Optimized Defaults
[Disabled]
► Bank Interleaving
Interleaving allows banks of SDRAM to alternate their refresh and access cycles. One
bank will undergo its refresh cycle while another is being accessed. This improves memory
performance by masking the refresh cycles of each memory bank. However, bank interleaving
only works if the addresses requested consecutively are not in the same bank.
► Channel Interleaving
Dual channel (Interleaved) mode offers the highest throughput for real world applications. Dual
channel mode is enabled when the installed memory capacities of both DIMM channels are
equal. If different speed DIMMs are used between channels, the slowest memory timing will be
used.
► DCT Unganged Mode
DCT stands for DRAM Controller.
Ganged refers to the use of both DRAM controllers within a memory controller acting in con-
cert to access memory. For a description of ganged (128-bit DRAM data width) and unganged
(64-bit DRAM data width) DRAM modes :
Ganged channels (DDR2) :
DCT channels A and B can be ganged as a single logical 128-bit DIMM.
Offers highest DDR2 bandwidth.
Requires both DIMMs in a logical pair to have identical size and timing parameters, both
DCTs programmed identically.
Unganged channels
DCT channels A and B operate as two completely independent 64-bit channels (both chan
-
nels operate at the same frequency).
Reduce DRAM page conflicts – more concurrent open dram pages .
■ Better bus efficiency.
Burst lengths supported
When both DCTs are enabled in unganged mode, BIOS must initialize the frequency of each
DCT in order.