HP Vectra VEi8 HP Vectra VEi7, VEi8 & VLi8, Technical Reference Manual (V - Page 16

Interrupt Controller, Counter / Timer, use a division of the 14.318 MHz OSC input as the clock source.

Page 16 highlights

Core Components and Technologies Chip Sets Interrupt Controller The interrupt controller incorporates the functionality of two 82C59 interrupt controllers. The two controllers are cascaded, supporting 15 interrupts (edge/level triggered). Counter / Timer The chip contains a three-channel 82C54 counter/timer. The counters use a division of the 14.318 MHz OSC input as the clock source. For tips on where to find more information on the Intel 440ZX AGPset, refer to the bibliography at the beginning of this document. 16

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42

Core Components and Technologies
Chip Sets
16
Interrupt Controller
The interrupt controller incorporates the functionality of two 82C59
interrupt controllers. The two controllers are cascaded, supporting 15
interrupts (edge/level triggered).
Counter / Timer
The chip contains a three-channel 82C54 counter/timer. The counters
use a division of the 14.318 MHz OSC input as the clock source.
For tips on where to find more information on the Intel 440ZX AGPset,
refer to the bibliography at the beginning of this document.