HP rp7440 Site Preparation Guide, Fourth Edition - HP Integrity rx7640 and HP - Page 23

System Backplane, System Bacplane to PCI-X Backplane Connectivity, Clocks and Reset, I/O Subsystem

Get HP rp7440 PDF manuals and user guides View all HP rp7440 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 23 highlights

System Backplane The system backplane contains the following components: • The system clock generation logic • The system reset generation logic • DC-to-DC converters • Power monitor logic • Two local bus adapter (LBA) chips that create internal PCI buses for communicating with the core I/O card The backplane also contains connectors for attaching the cell boards, the PCI-X backplane, the core I/O board set, SCSI cables, bulk power, chassis fans, the front panel display, intrusion switches, and the system scan card. Unlike Superdome or the HP Integrity rx8640, there are no Crossbar Chips (XBC) on the system backplane. The "crossbar-less" back-to-back CC connection increases performance. Only half of the core I/O board set connects to the system backplane. The MP/SCSI boards plug into the backplane, while the LAN/SCSI boards plug into the PCI-X backplane. Figure 1-11 System Backplane Block Diagram MP Core I/O MP/SCSI MP Core I/O MP/SCSI System backplane PCI-X backplane Cell board 1 Cell board 0 Cell boards are perpendicular to the system backplane. Bulk power supply System Bacplane to PCI-X Backplane Connectivity The PCI-X backplane uses two connectors for the SBA link bus and two connectors for the high speed data signals and the manageability signals. SBA link bus signals are routed through the system backplane to the cell controller on each corresponding cell board. The high speed data signals are routed from the SBA chips on the PCI-X backplane to the two LBA PCI bus controllers on the system backplane. Clocks and Reset The system backplane contains reset and clock circuitry that propagates through the whole system. The system backplane central clocks drive all major chip set clocks. The system central clock circuitry features redundant, hot-swappable oscillators. I/O Subsystem The cell board to the PCI-X board path runs from the CC to the SBA, from the SBA to the ropes, from the ropes to the LBA, and from the LBA to the PCI slots seen in Figure 1-12. The CC on cell Detailed Server Description 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
System Backplane
The system backplane contains the following components:
•
The system clock generation logic
•
The system reset generation logic
•
DC-to-DC converters
•
Power monitor logic
•
Two local bus adapter (LBA) chips that create internal PCI buses for communicating with
the core I/O card
The backplane also contains connectors for attaching the cell boards, the PCI-X backplane, the
core I/O board set, SCSI cables, bulk power, chassis fans, the front panel display, intrusion
switches, and the system scan card. Unlike Superdome or the HP Integrity rx8640, there are no
Crossbar Chips (XBC) on the system backplane. The “crossbar-less” back-to-back CC connection
increases performance.
Only half of the core I/O board set connects to the system backplane. The MP/SCSI boards plug
into the backplane, while the LAN/SCSI boards plug into the PCI-X backplane.
Figure 1-11 System Backplane Block Diagram
PCI-X backplane
Cell board 1
Cell board 0
System backplane
Bulk power supply
MP Core I/O
MP/SCSI
MP Core I/O
MP/SCSI
Cell boards are perpendicular
to the system backplane.
System Bacplane to PCI-X Backplane Connectivity
The PCI-X backplane uses two connectors for the SBA link bus and two connectors for the high
speed data signals and the manageability signals.
SBA link bus signals are routed through the system backplane to the cell controller on each
corresponding cell board.
The high speed data signals are routed from the SBA chips on the PCI-X backplane to the two
LBA PCI bus controllers on the system backplane.
Clocks and Reset
The system backplane contains reset and clock circuitry that propagates through the whole
system. The system backplane central clocks drive all major chip set clocks. The system central
clock circuitry features redundant, hot-swappable oscillators.
I/O Subsystem
The cell board to the PCI-X board path runs from the CC to the SBA, from the SBA to the ropes,
from the ropes to the LBA, and from the LBA to the PCI slots seen in
Figure 1-12
. The CC on cell
Detailed Server Description
23