Home » Intel Manuals » Motherboards » Intel BLKD865PERL » Manual Viewer

Intel BLKD865PERL Product Specification - Page 58

Table 18., PCI Interrupt Routing Map

Add to My Manuals
Save this manual to your list of manuals

Page 58 highlights

Intel Desktop Board D865PERL Technical Product Specification Table 18. PCI Interrupt Routing Map PCI Interrupt Source PIRQA AGP connector INTA ICH5 USB UHCI controller 1 INTA SMBus controller ICH5 USB UHCI controller 2 AC '97 ICH5 Audio ICH5 LAN ICH5 USB UHCI controller 3 ICH5 USB UHCI controller 4 INTA ICH5 USB 2.0 EHCI controller PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 INTD PCI bus connector 4 PCI bus connector 5 INTC Serial ATA/Serial ATA RAID IEEE-1394a-2000 PIRQB INTB INTB INTB INTA INTA ICH5 PIRQ Signal Name PIRQC PIRQD PIRQE PIRQF INTB INTC INTA INTB INTB INTA INTC INTA INTD INTC INTD INTA INTB INTC INTA PIRQG INTB INTA INTD PIRQH INTD INTC INTD INTB ✏ NOTE In PIC mode, the ICH5 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 17 for the allocation of PIRQ lines to IRQ signals in APIC mode. 58

Section	Page
Intel® Desktop Board D865PERL Technical Product Specification	1
Revision History / Disclaimer	2
Preface	3
Intended Audience	3
What This Document Contains	3
Typographical Conventions	3
Notes, Cautions, and Warnings	3
Other Common Notation	4
Contents	5
1 Product Description	11
1.1 Overview	12
1.1.1 Feature Summary	12
1.1.2 Manufacturing Options	13
1.1.3 Board Layout	14
1.1.4 Block Diagram	15
1.2 Online Support	16
1.3 Operating System Support	16
1.4 Design Specifications	17
1.5 Processor	20
1.6 System Memory	21
1.6.1 Memory Features	21
1.6.2 Memory Configurations	23
1.7 Intel® 865PE Chipset	28
1.7.1 AGP	28
1.7.2 USB	29
1.7.3 IDE Support	30
1.7.4 Real-Time Clock, CMOS SRAM, and Battery	31
1.7.5 Intel® 82802AB Firmware Hub (FWH)	32
1.8 I/O Controller	32
1.8.1 Serial Port	32
1.8.2 Parallel Port	32
1.8.3 Diskette Drive Controller	33
1.8.4 Keyboard and Mouse Interface	33
1.9 IEEE 1394a-2000 Controller (Optional)	33
1.10 Audio Subsystem	34
1.10.1 6-Channel Audio Subsystem (Optional)	34
1.10.2 Intel® Flex 6 Audio Subsystem (Optional)	36
1.10.3 Audio Connectors	37
1.10.4 Audio Subsystem Software	38
1.11 LAN Subsystem	39
1.11.1 10/100 Mbits/sec LAN Subsystem	39
1.11.2 Gigabit LAN Subsystem	40
1.11.3 LAN Subsystem Software	41
1.12 Hardware Management Subsystem	41
1.12.2 Fan Monitoring	42
1.12.3 Chassis Intrusion and Detection	43
1.13 Power Management	43
1.13.1 ACPI	44
1.13.2 Hardware Support	46
2 Technical Reference	51
2.1 Introduction	51
2.2 Memory Resources	51
2.2.1 Addressable Memory	51
2.2.2 Memory Map	53
2.3 DMA Channels	53
2.4 Fixed I/O Map	54
2.5 PCI Configuration Space Map	55
2.6 Interrupts	56
2.7 PCI Interrupt Routing Map	57
2.8 Connectors	59
2.8.1 Back Panel Connectors	60
2.8.2 Internal I/O Connectors	62
2.8.3 External I/O Connectors	70
2.9 Jumper Blocks	74
2.9.1 Front Panel Audio Connector/Jumper Block	74
2.9.2 BIOS Setup Configuration Jumper Block	75
2.10 Mechanical Considerations	76
2.10.1 D865PERL Form Factor	76
2.10.2 I/O Shield	77
2.11 Electrical Considerations	78
2.11.1 DC Loading	78
2.11.2 Add-in Board Considerations	78
2.11.3 Fan Connector Current Capability	78
2.11.4 Power Supply Considerations	79
2.12 Thermal Considerations	80
2.13 Reliability	82
2.14 Environmental	82
2.15 Regulatory Compliance	83
2.15.1 Safety Regulations	83
2.15.2 EMC Regulations	83
2.15.3 European Union Declaration of Conformity Statement	84
2.15.4 Product Ecology Statements	84
2.15.5 Product Certification Markings (Board Level)	85
3 Overview of BIOS Features	87
3.1 Introduction	87
3.2 BIOS Flash Memory Organization	87
3.3 Resource Configuration	88
3.3.1 PCI Autoconfiguration	88
3.3.2 PCI IDE Support	88
3.4 System Management BIOS (SMBIOS)	88
3.5 Legacy USB Support	89
3.6 BIOS Updates	89
3.6.1 Language Support	90
3.6.2 Custom Splash Screen	90
3.7 Recovering BIOS Data	91
3.8 Boot Options	91
3.8.1 CD-ROM Boot	91
3.8.2 Network Boot	92
3.8.3 Booting Without Attached Devices	92
3.8.4 Changing the Default Boot Device During POST	92
3.9 Fast Booting Systems with Intel® Rapid BIOS Boot	93
3.9.1 Peripheral Selection and Configuration	93
3.9.2 Intel Rapid BIOS Boot	93
3.10 BIOS Security Features	94
4 BIOS Setup Program	95
4.1 Introduction	95
4.2 Maintenance Menu	96
4.3 Main Menu	97
4.4 Advanced Menu	98
4.4.1 PCI Configuration Submenu	99
4.4.2 Boot Configuration Submenu	100
4.4.3 Peripheral Configuration Submenu	101
4.4.4 Drive Configuration Submenu	103
4.4.5 Floppy Configuration Submenu	107
4.4.6 Event Log Configuration Submenu	108
4.4.7 Video Configuration Submenu	109
4.4.8 USB Configuration Submenu	110
4.4.9 Chipset Configuration Submenu	111
4.4.10 Fan Control Configuration Submenu	114
4.4.11 Hardware Monitoring	115
4.5 Security Menu	116
4.6 Power Menu	117
4.6.1 ACPI Submenu	117
4.7 Boot Menu	118
4.7.1 Boot Device Priority Submenu	119
4.7.2 Hard Disk Drives Submenu	120
4.7.3 Removable Devices Submenu	120
4.7.4 ATAPI CD-ROM Drives Submenu	121
4.8 Exit Menu	121
5 Error Messages and Beep Codes	123
5.1 BIOS Error Messages	123
5.2 Port 80h POST Codes	125
5.3 Bus Initialization Checkpoints	129
5.4 Speaker	130