Intel D845EPI Intel Desktop Board D845EPI Technical Product Specification - Page 23

Intel, 845E Chipset

Page 23 highlights

Product Description 1.8 Intel® 845E Chipset The Intel 845E chipset consists of the following devices: • Intel 82845E Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus • Intel 82801DB I/O Controller Hub (ICH4) with AHA bus • Firmware Hub (FWH) The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the Accelerated Hub Architecture interface. The ICH4 is a centralized controller for the board's I/O paths. The FWH provides the nonvolatile storage of the BIOS. For information about The Intel 845E chipset Resources used by the chipset Refer to http://developer.intel.com/ Chapter 2 1.8.1 AGP The AGP connector supports AGP add-in cards with 1.5 V Switching Voltage Level (SVL). Legacy 3.3 V AGP cards are not supported. For information about The location of the AGP connector Refer to Figure 1, page 14 ✏ NOTE Install memory in the DIMM sockets prior to installing the AGP video card to avoid interference with the memory retention mechanism. ✏ NOTE The AGP connector is keyed for 1.5 V AGP cards only. Do not attempt to install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards. AGP is a high-performance interface for graphics-intensive applications, such as 3D applications. While based on the PCI Local Bus Specification, Rev. 2.2, AGP is independent of the PCI bus and is intended for exclusive use with graphical display devices. AGP overcomes certain limitations of the PCI bus related to handling large amounts of graphics data with the following features: • Pipelined memory read and write operations that hide memory access latency • Demultiplexing of address and data on the bus for nearly 100 percent efficiency For information about Obtaining the Accelerated Graphics Port Interface Specification Refer to Section 1.5, page 17 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106

Product Description
23
1.8 Intel
®
845E Chipset
The Intel 845E chipset consists of the following devices:
Intel 82845E Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus
Intel 82801DB I/O Controller Hub (ICH4) with AHA bus
Firmware Hub (FWH)
The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the
Accelerated Hub Architecture interface.
The ICH4 is a centralized controller for the boar
d
s I/O
paths.
The FWH provides the nonvolatile storage of the BIOS.
For information about
Refer to
The Intel 845E chipset
Resources used by the chipset
Chapter 2
1.8.1
AGP
The AGP connector supports AGP add-in cards with 1.5 V Switching Voltage Level (SVL).
Legacy 3.3 V AGP cards are not supported.
For information about
Refer to
The location of the AGP connector
Figure 1, page 14
NOTE
Install memory in the DIMM sockets prior to installing the AGP video card to avoid interference
with the memory retention mechanism.
NOTE
The AGP connector is keyed for 1.5 V AGP cards only.
Do not attempt to install a legacy 3.3 V
AGP card.
The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards.
AGP is a high-performance interface for graphics-intensive applications, such as 3D applications.
While based on the
PCI Local Bus Specification
, Rev. 2.2, AGP is independent of the PCI bus and
is intended for exclusive use with graphical display devices.
AGP overcomes certain limitations of
the PCI bus related to handling large amounts of graphics data with the following features:
Pipelined memory read and write operations that hide memory access latency
Demultiplexing of address and data on the bus for nearly 100 percent efficiency
For information about
Refer to
Obtaining the
Accelerated Graphics Port Interface Specification
Section 1.5, page 17