Intel D845EPI Intel Desktop Board D845EPI Technical Product Specification - Page 89

Table 55., Chipset Configuration Submenu

Page 89 highlights

BIOS Setup Program Table 55. Chipset Configuration Submenu (continued) Feature SDRAM Timing Control Options • Auto (default) • Manual - Aggressive • Manual - User Defined SDRAM RAS# Active to • 7 Precharge • 6 • 5 (default) SDRAM CAS# Latency • 2.0 (default) • 2.5 SDRAM RAS# to CAS# • 3 Delay • 2 (default) SDRAM RAS# Precharge • 3 • 2 (default) Description Auto = Timings will be programmed according to the memory detected. Manual - Aggressive = Selects most aggressive user-defined timings. Manual - User Defined = Allows manual override of detected SDRAM settings. Corresponds to tRAS. Selects the number of clock cycles required to address a column in memory. Selects the number of clock cycles between addressing a row and addressing a column. Selects the length of time required before accessing a new row. 89

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106

BIOS Setup Program
89
Table 55.
Chipset Configuration Submenu
(continued)
Feature
Options
Description
SDRAM Timing Control
Auto (default)
Manual
Aggressive
Manual
User Defined
Auto
= Timings will be programmed according to the
memory detected.
Manual –
Aggressive
= Selects most aggressive
user-defined timings.
Manual
User Defined
= Allows manual override of
detected SDRAM settings.
SDRAM RAS# Active to
Precharge
7
6
5 (default)
Corresponds to tRAS.
SDRAM CAS# Latency
2.0 (default)
2.5
Selects the number of clock cycles required to
address a column in memory.
SDRAM RAS# to CAS#
Delay
3
2 (default)
Selects the number of clock cycles between
addressing a row and addressing a column.
SDRAM RAS#
Precharge
3
2 (default)
Selects the length of time required before accessing
a new row.