Intel D955XCS Product Guide - Page 65

A Error Messages and Indicators - thermal module

Page 65 highlights

A Error Messages and Indicators Desktop Board D955XCS reports POST errors in two ways: • By sounding a beep code • By displaying an error message on the monitor BIOS Beep Codes The BIOS beep codes are listed in Table 11. The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero. Table 11. Beep Codes Beep 3 Siren Description No memory CPU overheat (on reboot) BIOS Error Messages When a recoverable error occurs during the POST, the BIOS displays an error message describing the problem. Table 12. BIOS Error Messages Error Message PROCESSOR_THERMAL_TRIP_ERROR MULTI_BIT_ECC_ERROR SINGLE_BIT_ECC_ERROR CMOS_BATTERY_ERROR CMOS_CHECKSUM_ERROR CMOS_TIMER_ERROR MEMORY_SIZE_DECREASE_ERROR INTRUDER_DETECTION_ERROR SPD_TOLER_ERROR MEM_OPTIMAL_ERROR Explanation CPU was previously shutdown due to a thermal event (overheating). The firmware has detected that a Multi-Bit ECC Error occurred. The firmware has detected that a Single-Bit ECC Error occurred. The firmware has detected that a CMOS battery failure occurred. The firmware has detected that a CMOS Checksum Error occurred. The firmware has detected that the system date/time has not been set. The firmware has detected that the system memory has decreased. The system chassis was opened. SERIAL PRESENCE DETECT (SPD) device data missing or inconclusive. Properly programmed SPD device data is required for reliable operation. DDR2 533 MHz memory assumed at slowest timings. The installed amount of memory in Channel A is not equal to the amount of memory in Channel B. Maximum memory performance is achieved with equal amounts of memory installed in each channel. 65

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74

65
A Error Messages and Indicators
Desktop Board D955XCS reports POST errors in two ways:
By sounding a beep code
By displaying an error message on the monitor
BIOS Beep Codes
The BIOS beep codes are listed in Table 11.
The BIOS also issues a beep code (one long tone
followed by two short tones) during POST if the video configuration fails (a faulty video card or no
card installed) or if an external ROM module does not properly checksum to zero.
Table 11.
Beep Codes
Beep
Description
3
No memory
Siren
CPU overheat (on reboot)
BIOS Error Messages
When a recoverable error occurs during the POST, the BIOS displays an error message describing
the problem.
Table 12.
BIOS Error Messages
Error Message
Explanation
PROCESSOR_THERMAL_TRIP_ERROR
CPU was previously shutdown due to a thermal event
(overheating).
MULTI_BIT_ECC_ERROR
The firmware has detected that a Multi-Bit ECC Error occurred.
SINGLE_BIT_ECC_ERROR
The firmware has detected that a Single-Bit ECC Error occurred.
CMOS_BATTERY_ERROR
The firmware has detected that a CMOS battery failure occurred.
CMOS_CHECKSUM_ERROR
The firmware has detected that a CMOS Checksum Error
occurred.
CMOS_TIMER_ERROR
The firmware has detected that the system date/time has not
been set.
MEMORY_SIZE_DECREASE_ERROR
The firmware has detected that the system memory has
decreased.
INTRUDER_DETECTION_ERROR
The system chassis was opened.
SPD_TOLER_ERROR
SERIAL PRESENCE DETECT (SPD) device data missing or
inconclusive.
Properly programmed SPD device data is required
for reliable operation.
DDR2 533 MHz memory assumed at
slowest timings.
MEM_OPTIMAL_ERROR
The installed amount of memory in Channel A is not equal to the
amount of memory in Channel B.
Maximum memory
performance is achieved with equal amounts of memory
installed in each channel.