Intel S3210SHLX Product Specification - Page 30

Processor Sub-System

Page 30 highlights

Functional Architecture Intel® Server Boards S3200SH/S3210SH TPS 3.1 Processor Sub-System The server board supports the following processors: • Dual-Core Intel® Xeon® processor 3000 series • Dual-Core Intel® Xeon® processor 3100 series • Quad-Core Intel® Xeon® processor 3200 series • Quad-Core Intel® Xeon® processor 3300 series The server board does not support the following processors: • All Intel 5XX series, 6XX series single core processors • All Intel 8XX series, 9XX series dual core processors The processors built on 65nm and 45nm process technology in the 775-land package utilize Flip-Chip Land Grid Array (FC-LGA4) package technology, and plug into a 775-land LGA socket, referred to as the Intel® LGA775 socket. The processors in the 775-land package are based on the same core micro-architecture. They maintain compatibility with 32-bit software written for the IA-32 instruction set, while supporting 64-bit native mode operation when coupled with supported 64-bit operating systems and applications. 3.1.1 Processor Voltage Regulator Down (VRD) The server board has a VRD (Voltage Regulator Down) to support one processor. It is compliant with the VRD 12 DC-DC Converter Design Guide Line and provides a maximum of 125A. The board hardware monitors the processor VTTEN (Output enable for VTT) pin before turning on the VRD. If the VTTEN pin of the processors is not asserted, the Power ON Logic will not turn on the VRD. 3.1.2 Reset Configuration Logic The BIOS determines the processor stepping and processor cache size through the CPUID instruction. The processor information is read at every system power-on. Note: The processor speed is the processor power-on reset default value. No manual processor speed setting options exist either in the form of a BIOS setup option or jumpers. 16 Revision 1.3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128

Functional Architecture
Intel® Server Boards S3200SH/S3210SH TPS
Revision 1.3
16
3.1
Processor Sub-System
The server board supports the following processors:
Dual-Core Intel
®
Xeon
®
processor 3000 series
Dual-Core Intel
®
Xeon
®
processor 3100 series
Quad-Core Intel
®
Xeon
®
processor 3200 series
Quad-Core Intel
®
Xeon
®
processor 3300 series
The server board does not support the following processors:
All Intel 5XX series, 6XX series single core processors
All Intel 8XX series, 9XX series dual core processors
The processors built on 65nm and 45nm process technology in the 775-land package utilize
Flip-Chip Land Grid Array (FC-LGA4) package technology, and plug into a 775-land LGA
socket, referred to as the Intel
®
LGA775 socket.
The processors in the 775-land package are based on the same core micro-architecture. They
maintain compatibility with 32-bit software written for the IA-32 instruction set, while supporting
64-bit native mode operation when coupled with supported 64-bit operating systems and
applications.
3.1.1
Processor Voltage Regulator Down (VRD)
The server board has a VRD (Voltage Regulator Down) to support one processor. It is compliant
with the
VRD 12 DC-DC Converter Design Guide Line
and provides a maximum of 125A.
The board hardware monitors the processor VTTEN (Output enable for VTT) pin before turning
on the VRD. If the VTTEN pin of the processors is not asserted, the Power ON Logic will not
turn on the VRD.
3.1.2
Reset Configuration Logic
The BIOS determines the processor stepping and processor cache size through the CPUID
instruction.
The processor information is read at every system power-on.
Note:
The processor speed is the processor power-on reset default value. No manual processor
speed setting options exist either in the form of a BIOS setup option or jumpers.