Philips LC3141 Service Manual - Page 8

D5-6-7 - 40

Page 8 highlights

D4 7151 L3EO7040 4 35 GD0-9 44 59 BD0-9 71 109 Uniformity Correction RD0-9 118 HD 124 VD 125 RGB Correction Data 3V3 3 21 DDG0-9 34 45 DDB0-9 58 95 DDR0-9 108 LC3131/LC3141 5-7 Serial Interface 5 6 7 1 SCS SDATA SCLK 3V3 D4 7150 L3EO2090FOA 1 HDDRB 9 Horizontal Count VDDRB 10 Vertical Count Clock generation 7 CKD 2090 Clock Enable generator SCS 14 13 SCLK SDATA 12 Serial interface S/H Clock generation 26645004_037.eps 160402 CLOCK GENERATION 26-60 31 27-61 34 DX (RGB) DY CLX (RGB) CLY 22-56 23-57 ENBX1 (RGB) ENBX2 (RGB) 18-52 19-53 21-55 20-54 SHCLK (RGB) XFR (RGB) STSOO (RGB) STSOE (RGB) 15 Reset 6 26645004_038.eps 160402 PCS 107 372 5-8 LC3131/LC3141 D5-6-7 7250 L3EO6060 2 DDDRDG0-09-9 11 FRPR 14 Inverter 15 30 STS00 RLR SHCLKR XFRR RRL 44 42 43 12 13 Timing gen SH1 DAC SH2 DAC SH3 DAC SH4 DAC SH5 DAC SH6 DAC +15V SUBSAMPLING 24 16 +3V3 33 RVID 1 31 RVID 3 29 RVID 5 27 RVID 7 25 RVID 9 23 RVID 11 7260 L3EO6060 (only XGA) FRPR 14 2 11 Inverter +15V +3V3 To the LCD 24 16 SH1 DAC 33 RVID 2 SH2 DAC 31 RVID 4 SH3 DAC 29 RVID 6 SH4 DAC 27 RVID 8 SH5 DAC 25 RVID 10 SH6 DAC 23 RVID 12 Timing gen 15 30 44 42 43 12 13 SHCLKR XFRR STSOE RRL 26645004_039.eps 160402 PCS 107 373 D5-6-7 7251 ET1030F NRSHR 2 NRSLRGB 21 FRPR 19 DYOUT 10 CLYOUT 9 UD 5 DXOUT 8 CLXOUTR 7 ENBX1R 17 ENBX2R 16 NRG 11 +5 +15 1 24 NRS level shifter Clock level shifter & Inverter 12 23 LEVEL SHIFTING 7252-7256 22 NRS1RR 7253-7257 NRS2RR 43 RDY 41 RCLY 42 RCLYN 26 RDX 33 RCLX 34 RCLXN 35 RENBX1 29 RENBX2 30 RNRG 40 RDIRX 27 To the LCD 16645004_040.eps 160402

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50

LC3131/LC3141
LC3131/LC3141
5-7
5-8
PCS 107 372
PCS 107 373
26645004_038.eps
160402
1
D4
3V3
CLOCK GENERATION
Horizontal
Count
Clock
generation
S/H
Clock
generation
Enable
generator
Vertical
Count
Clock
Reset
HDDRB
DX (RGB)
9
26-60
7150
L3EO2090FOA
DY
31
CLX (RGB)
27-61
CLY
34
SHCLK (RGB)
18-52
XFR (RGB)
19-53
ENBX1 (RGB)
ENBX2 (RGB)
22-56
23-57
STSOO (RGB)
21-55
STSOE (RGB)
20-54
10
7
14
VDDRB
CKD 2090
Serial
interface
SCS
13
SCLK
12
15
6
SDATA
26645004_039.eps
160402
D5-6-7
Inverter
Timing gen
SH1
DAC
RVID 1
RVID 3
RVID 5
RVID 7
RVID 9
RVID 11
To the LCD
33
16
44
42
43
12
13
SHCLKR
STS00
XFRR
RLR
SUBSAMPLING
RRL
SHCLKR
STSOE
XFRR
RRL
31
29
27
25
23
33
24
16
+15V
+3V3
31
29
27
25
23
7250
L3EO6060
7260
L3EO6060 (only XGA)
SH2
SH3
SH4
24
+15V
+3V3
SH5
SH6
DAC
DAC
FRPR
14
15
44
42
43
12
13
30
11
2
DAC
DAC
DAC
DDG0-9
Inverter
Timing gen
SH1
DAC
RVID 2
RVID 4
RVID 6
RVID 8
RVID 10
RVID 12
SH2
SH3
SH4
SH5
SH6
DAC
DAC
FRPR
14
11
2
DAC
DAC
DAC
DDR 0-9
15
30
16645004_040.eps
160402
D5-6-7
7251
ET1030F
NRSHR
2
NRSLRGB
21
FRPR
19
DYOUT
10
CLYOUT
9
UD
5
DXOUT
8
CLXOUTR
7
ENBX1R
17
ENBX2R
16
NRG
11
26
33
34
43
22
1
24
+5
+15
LEVEL SHIFTING
7252-7256
7253-7257
41
42
35
29
30
40
27
RDX
RCLX
RCLXN
RDY
NRS1RR
RCLY
RCLYN
RENBX1
RENBX2
RNRG
RDIRX
NRS
level shifter
Clock
level shifter
&
Inverter
12
23
NRS2RR
To the LCD
DDG0-9
DDB0-9
DDR0-9
Uniformity
Correction
Correction
Data
Serial
Interface
5
6
7
1
SCS SDATA SCLK
R
21
4
3
3V3
34
G
45
58
95
108
35
7151
L3EO7040
44
59
71
109
118
124
HD
VD
125
GD0-9
BD0-9
RD0-9
B
26645004_037.eps
160402
D4