Intel DX48BT2 Product Guide - Page 38

Installing and Removing Memory, Guidelines for Dual Channel Memory Configuration

Page 38 highlights

Intel Desktop Board DX48BT2 Product Guide Installing and Removing Memory NOTE To be fully compliant with all applicable Intel SDRAM memory specifications, the board requires DIMMs that support the Serial Presence Detect (SPD) data structure. Desktop board DX48BT2 has four 240-pin DDR3 DIMM sockets arranged as DIMM 0 and DIMM 1 in both Channel A and Channel B. NOTE Regardless of the memory configuration used (dual or single channel), Channel A, DIMM 0 must always be populated. This is a requirement of the ICH9R Manageability Engine feature. Guidelines for Dual Channel Memory Configuration Before installing DIMMs, read and follow these guidelines for dual channel configuration. Two or Four DIMMs Install a matched pair of DIMMs equal in speed and size (see Figure 17) in DIMM 0 (blue) of channels A and B. Figure 17. Dual Channel Memory Configuration with Two DIMMs If additional memory is to be used, install another matched pair of DIMMs in DIMM 1 (black) in channels A and B (see Figure 18). 38

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86

Intel Desktop Board DX48BT2 Product Guide
38
Installing and Removing Memory
NOTE
To be fully compliant with all applicable Intel SDRAM memory specifications, the board
requires DIMMs that support the Serial Presence Detect (SPD) data structure.
Desktop board DX48BT2 has four 240-pin DDR3 DIMM sockets arranged as DIMM 0
and DIMM 1 in both Channel A and Channel B.
NOTE
Regardless of the memory configuration used (dual or single channel), Channel A,
DIMM 0 must always be populated.
This is a requirement of the ICH9R Manageability
Engine feature.
Guidelines for Dual Channel Memory Configuration
Before installing DIMMs, read and follow these guidelines for dual channel
configuration.
Two or Four DIMMs
Install a matched pair of DIMMs equal in speed and size (see Figure 17) in DIMM 0
(blue) of channels A and B.
Figure 17.
Dual Channel Memory Configuration with Two DIMMs
If additional memory is to be used, install another matched pair of DIMMs in DIMM 1
(black) in channels A and B (see Figure 18).