LG KE600 Service Manual - Page 120

Circuit Diagram

Page 120 highlights

7. CIRCUIT DIAGRAM 1 2 OJ101 OJ102 OJ103 OJ104 A VSUPPLY VCXO_EN R108 390K B BATT_TEMP RF_TEMP I_MONITOR REMOTE_ADC R109 3.3K R110 100K PA_LEVEL QX Q I IX TXON_PA VIBRATOR_EN C PA_BAND ANT_SW1 ANT_SW2 ANT_SW3 MODE KP_OUT4 HEADSET_DETECT LCD_BACKLIGHT IF_MODE1 FM_RESETn CAM_PWR_EN AFC RF_EN TFLASH_DETECT RF_CLK RF_DA SLIDE_DETECT D 26MHZ_MCLK VCXO_EN SIM_IO SIM_CLK SIM_RST TFLASH_DAT0 TFLASH_DAT1 TFLASH_DAT2 TFLASH_DAT3 TFLASH_CMD TFLASH_CLK LCD_ID RPWRON USBDP USBDM E TDO TDI TMS TCK TRSTn RTCK TRIG_IN TRACESYNC TRACECLK PIPESTAT0 PIPESTAT1 PIPESTAT2 TRACEPKT0 TRACEPKT1 TRACEPKT2 TRACEPKT3 F TRACEPKT4 TRACEPKT5 TRACEPKT6 TRACEPKT7 R107 22K 3 4 5 6 7 1V5_CORE 1V5_CORE 1V5_DSP 1V8_MEM 1V8_MEM 2V72_IO 1V8_MEM 2V72_IO 2V85_MMC 2V85_SIM 2V11_RTC 1V5_DSP C109 C110 C111 1u 0.1u 0.01u C112 C113 C114 1u 0.1u 0.01u C115 0.1u C116 C117 C118 1u 0.1u 0.01u C119 C120 C121 C122 1u 0.1u 0.01u 0.1u R103 0 R101 0 R104 NA C123 C124 0.1u 0.1u C101 C102 C103 0.1u 0.1u 0.1u C104 0.1u C105 0.1u C106 0.1u R102 4.7 3V1_USB C107 0.1u C108 0.1u U15 NC6 R11 NC7 L5 NC8 H5 NC9 W19 W14 W1 A19 A1 R12 W11 NC1 NC2 NC3 NC4 NC5 VDD_USB VSS_USB VSS_PLL_RTC T12 VDD_RTC W13 VDD_PLL W12 L19 VDDP_SIM A13 VDDP_MMC VSSP_DIG1 J15 VSSP_DIG2 E13 VSSP_DIG3 E10 E8 VSSP_DIG4 VDDP_DIGD B1 B19 A15 VDDP_DIGC1 VDDP_DIGC2 G19 VDDP_DIGA A9 VDDP_DIGB VDDP_ETM W10 VSSP_ETM P5 J5 VSSP_EBU1 M5 VSSP_EBU2 VSSP_EBU3 R8 W2 W7 J1 VDDP_EBU3 VDDP_EBU1 VDDP_EBU2 J8 VSS_DSPMAIN1 J9 VSS_DSPMAIN2 J10 VSS_DSPMAIN3 J11 VSS_DSPMAIN4 VSS_DSPMAIN5 L8 VSS_DSPMAIN6 L9 VSS_DSPMAIN7 L10 VSS_DSPMAIN8 L11 VDD_DSP1 H9 VDD_DSP2 H10 H11 VDD_DSP3 VDD_MAIN6 K11 VDD_MAIN5 K10 K8 K9 VDD_MAIN4 VDD_MAIN2 VDD_MAIN3 VDD_MAIN1 M10 M9 U17 W17 M0 W16 W15 M1 M2 V16 M7 V17 M8 M9 W18 M10 L12 PAOUT1A M11 PAOUT1B K12 PAOUT2A J12 PAOUT2B N15 P15 BB_QX R13 BB_Q R14 BB_I BB_IX B17 T_OUT0 B16 T_OUT1 B15 T_OUT2 D13 T_OUT3 B14 T_OUT4 C18 D15 T_OUT5 D14 T_OUT6 A18 T_OUT7 C14 T_OUT8 A16 T_OUT9 T_OUT10 C13 T_OUT11 D17 T_OUT12 C15 C17 AFC RF_STR0 A17 B18 C16 RF_STR1 RF_CLK RF_DATA H1 CLKOUT0 U12 F26M K19 VCXO_EN L18 CC_IO J16 M19 CC_CLK CC_RST C12 D12 B12 MMCI_DAT0 MMCI_DAT1 MMCI_DAT2 A12 E12 MMCI_DAT3 MMCI_CMD C11 MMCI_CLK B2 IRDA_RX A2 IRDA_TX U11 V11 USB_DPLUS USB_DMINUS E17 TDO D19 TDI F16 TMS E16 TCK C19 TRST_N D18 RTCK TP104 TP105 E14 B13 TRIG_IN A14 MON1 U8 MON2 V8 TRACESYNC TRACECLK T9 PIPESTAT0 U9 PIPESTAT1 W8 PIPESTAT2 R9 TRACEPKT0 W9 TRACEPKT1 T10 TRACEPKT2 V9 U10 TRACEPKT3 V10 TRACEPKT4 R10 T11 TRACEPKT5 TRACEPKT6 TRACEPKT7 U101 PMB8876 8 9 10 11 12 A ON BOARD ARM9 JTAG & ETM INTERFACE 2V72_IO 1V8_MEM H2 EBU_A0 H3 EBU_A1 EBU_A2 J4 EBU_A3 J2 EBU_A4 J3 EBU_A5 K1 EBU_A6 K2 K3 EBU_A7 K5 EBU_A8 EBU_A9 L2 L1 EBU_A10 M1 EBU_A11 N1 EBU_A12 EBU_A13 K4 EBU_A14 L4 EBU_A15 P1 EBU_A16 L3 EBU_A17 R1 N2 EBU_A18 N4 EBU_A19 N5 EBU_A20 T1 EBU_A21 R2 EBU_A22 EBU_A23 U2 EBU_A24 V2 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 R105 0 R106 0 CN101 G1 G2 1 30 TRSTn TDI TMS TCK RTCK TDO EXTRSTn TRIG_IN TRIG_OUT 2 29 3 28 4 27 5 26 6 25 7 24 8 23 9 22 10 21 11 20 12 19 13 18 14 17 15 16 TRACECLK TRACEPKT7 TRACEPKT6 TRACEPKT5 TRACEPKT4 TRACEPKT3 TRACEPKT2 TRACEPKT1 TRACEPKT0 PIPESTAT2 PIPESTAT1 PIPESTAT0 TRACESYNC B R111 NA G3 G4 EBU_AD0 V4 EBU_AD1 R4 EBU_AD2 W3 EBU_AD3 T5 R6 EBU_AD4 U5 EBU_AD5 W4 EBU_AD6 W5 EBU_AD7 U6 EBU_AD8 V5 EBU_AD9 EBU_AD10 V6 EBU_AD11 W6 EBU_AD12 T8 EBU_AD13 EBU_AD14 U7 V7 R7 EBU_AD15 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 1V8_MEM C P4 EBU_CS0_N V1 EBU_CS1_N T2 EBU_CS2_N P3 EBU_CS3_N TP102 CS_Flash1n CS_RAMn CS_Flash2n R112 3300 FCDP_RB_N G2 TP103 D EBU_ADV_N T7 EBU_RD_N N3 U1 EBU_WR_N T6 EBU_WAIT_N M2 EBU_RAS_N M4 EBU_CAS_N EBU_BC0_N M3 P2 EBU_BC1_N EBU_SDCLKO EBU_SDCLK1 U3 U4 EBU_BFCLKO R3 EBU_BFCLKI V3 EBU_CKE T3 ADVn RDn WRn RASn CASn BC0n BC1n SDCLKO SDCLKI BFCLKO BFCLKI CKE WAITn X101 V12 RTC_OUT U13 F32K V13 OSC32K RTC_OUT R113 0 32.768KHz 1 2 RESET_N VREFN VREFP IREF U14 P16 C125 L17 M16 R114 220n 22K RESETn C126 22p 4 3 MC-146_12_5PF C127 22p E VDDBB M15 L15 VSSBB U18 VDDVBR_1 R17 VDDVBR_2 2V65_ANA T17 VSSVBR_1 VSSVBR_2 P17 VDDVBT T15 VSSVBT R16 VDDD T14 VSSD U16 V14 VDDM V15 VSSM K17 F VDDBG VSSBG N19 N16 AGND K15 GUARD C128 C129 C130 0.1u 0.1u 0.1u G18 USART1_TXD F17 USART1_RXD E19 USART1_RTS_N F15 USART1_CTS_N G4 G1 USART0_TXD H4 USART0_RXD G3 USART0_RTS_N USART0_CTS_N F3 DSP_IN0 F1 DSP_OUT0 G5 DSP_IN1 F2 DSP_OUT1 USIF_TXD_MTSR USIF_SCLK A7 USIF_RXD_MRST J17 SSC1_MRST K18 SSC1_MTSR H15 SSC1_SCLK C3 I2C_SCL E4 I2C_SDA T13 PM_INT I2S2WA1 H16 I2S2WA0 I2S2_RX I2S2_TX I2S2_CLK0 I2S2_CLK1 E18 I2S1_WA0 G15 I2S1_TX G17 I2S1_RX I2S1_CLK1 G16 I2S1_CLK0 F19 VMICN K16 VMICP L16 MICP2 N18 MICN2 M17 MICP1 M18 MICN1 R18 EPPA12 T18 EPPA11 U19 EPREF2 EPREF1 EPP12 EPPA2 T19 EPP11 R19 EPN12 N17 EPN11 F18 RSTOUT_N C1 KP_OUT3 C2 KP_OUT2 F4 KP_OUT1 KP_OUT0 D3 KP_IN6 E1 KP_IN5 E2 KP_IN4 E3 KP_IN3 F5 KP_IN2 KP_IN0 KP_IN1 E11 CIF_D0 B11 CIF_D1 C10 CIF_D2 A11 CIF_D3 D11 CIF_D4 B10 CIF_D5 A10 B9 CIF_D6 C9 CIF_D7 A8 CIF_PCLK D10 CIF_HSYNC E9 CIF_VSYNC CLKOUT C8 CIF_RESET B8 CIF_PD DIF_RD C5 DIF_HD B4 DIF_VD B3 DIF_WR B5 DIF_CD C4 DIF_RESET2 D6 DIF_RESET1 E6 DIF_CS2 A4 DIF_CS1 DIF_D7 C6 DIF_D6 D7 DIF_D5 A5 DIF_D4 E7 DIF_D3 D8 DIF_D2 DIF_D0 DIF_D1 D9 B7 H18 J19 H19 J18 H17 P19 V18 V19 P18 D5 D2 D1 A3 B6 A6 C7 R115 NA R116 NA DSR DIF_RD G J-TAG U102 3G 2.5G 1 GND GND 2 RX RX 3 RXD_0 TX TX 4 TXD_0 UFLS NC1 5 ON_SW ON_SW RPWRON_EN VBAT 6 VBAT VSUPPLY PWR 7 NC2 H URXD NC3 8 UTXD 9 NC4 10 DSR DSR 11 RTS 12 RTS_0 CTS CTS_0 1 2 3 DIF_D0 DIF_D1 DIF_D2 DIF_D3 DIF_D4 DIF_D5 DIF_D6 DIF_D7 DIF_CS FM_MAIN DIF_RESET REMOTE_INT DIF_CD DIF_WR DIF_VSYNC USB_CHG_ENn HOOK_DETECT CIF_D0 CIF_D1 CIF_D2 CIF_D3 CIF_D4 CIF_D5 CIF_D6 CIF_D7 CIF_PCLK CIF_HS CIF_VS CIF_MCLK CIF_RESET AF_PWR_EN KP_IN0 KP_IN1 KP_IN2 KP_IN3 KP_IN4 KP_IN5 JOG_PWDN KP_OUT0 KP_OUT1 KP_OUT2 KP_OUT3 TRIG_OUT G PM_INT CLK32K F_DPD USIF_RXD USIF_TXD SLIDE_KEY_BACKLIGHT BT_RESETn FM_INTn SIM_ENn TF_PWR_EN TXD_0 RXD_0 RTS_0 CTS_0 TX_DEBUG RX_DEBUG JOG_DISK_A JOG_DISK_B SNDOUT_R SNDOUT_L MIC1_N MIC1_P MIC2_N MIC2_P VMICP VMICN I2S1_CLK FLASH_EN I2S1_RX I2S1_TX I2S1_WA USB_EOCn WPn 2V72_IO RCV_N RCV_P R118 0 R120 0 C131 27p C132 27p 4 5 R117 4.7K R119 4.7K SCL SDA 6 7 7 Engineer: D.H.SEO Drawn by: D.H.SEO R&D CHK: DOC CTRL CHK: MFG ENGR CHK: TITLE: H LG ELECTRONICS INC. Mobile Handsets R&D Center HW Group, Develpment Lab 4 GSM_NEO-MAIN-1.1 Size: A2 12 1 8 A Changed by: D.H.SEO Date Changed: 2006.04.13 Time Changed: QA CHK: 5:01:55 pm REV: Drawing Number: Page: 1/6 8 9 10 11 12 LGMC - 121 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

- 121 -
LGMC
VBAT
PWR
URXD
UTXD
3G
2.5G
GND
RX
TX
UFLS
ON_SW
ON BOARD
ARM9 JTAG & ETM INTERFACE
12
3
Changed by:
6
D
4
E
5
REV:
3
F
C
9
DOC CTRL CHK:
10
Date Changed:
9
5
1
H
4
1
R&D CHK:
LG ELECTRONICS INC.
6
9
G
10
E
2
9
GSM_NEO-MAIN-1.1
B
B
QA CHK:
D
Drawing Number:
H
6
G
8
Mobile Handsets R&D Center
Page:
TITLE:
Changed by:
J-TAG
C
Drawing Number:
10
2
8
A
7
11
G
Size:
10
DOC CTRL CHK:
HW Group, Develpment Lab 4
Engineer:
F
3
6
7
Size:
1
Time Changed:
R&D CHK:
Drawn by:
8
7
QA CHK:
MFG ENGR CHK:
E
1
8
C
4
11
2
5
A
D
11
A
7
Engineer:
Drawn by:
D
Time Changed:
Date Changed:
G
5
12
D.H.SEO
D.H.SEO
5:01:55 pm
D.H.SEO
12 1 8 A
A2
H
MFG ENGR CHK:
12
12
E
REV:
11
Page:
F
3
TITLE:
H
B
4
B
A
2
C
2006.04.13
1/6
12 1 8 A
A2
C111
0.01u
0.01u
C118
OJ102
0
R113
0.01u
R102
4.7
C121
1u
C119
C128
MC-146_12_5PF
1
2
3
4
0.1u
32.768KHz
X101
R101
0
22p
C126
1V5_DSP
C124
TP102
2V85_MMC
0.1u
0.1u
2V72_IO
C122
0.1u
3V1_USB
C102
1V5_CORE
C110
0.1u
R107
22K
0.1u
1V8_MEM
C106
2V65_ANA
C125
220n
0.1u
C117
1u
C116
0.1u
C115
2V72_IO
R106
0
0.1u
C130
C129
0.1u
30
17
18
19
20
21
22
23
24
G1
G2
G3
G4
14
15
2
3
4
5
6
7
8
9
16
25
26
27
28
29
CN101
1
10
11
12
13
0
R103
VSS_DSPMAIN6
VSS_DSPMAIN7
L10
VSS_DSPMAIN8
L11
T12
VSS_PLL_RTC
VSS_USB
R12
C109
1u
VSSP_DIG1
VSSP_DIG2
E13
VSSP_DIG3
E10
E8
VSSP_DIG4
VSSP_EBU1
J5
M5
VSSP_EBU2
R8
VSSP_EBU3
VSSP_ETM
P5
VSSVBR_1
T17
P17
VSSVBR_2
R16
VSSVBT
J8
VSS_DSPMAIN1
J9
VSS_DSPMAIN2
VSS_DSPMAIN3
J10
VSS_DSPMAIN4
J11
L8
VSS_DSPMAIN5
L9
VDD_MAIN2
K8
VDD_MAIN3
VDD_MAIN4
K9
VDD_MAIN5
K10
K11
VDD_MAIN6
W12
VDD_PLL
VDD_RTC
W13
VDD_USB
W11
VMICN
K16
L16
VMICP
VREFN
P16
VREFP
L17
L15
VSSBB
VSSBG
N19
VSSD
U16
VSSM
V15
J15
A15
VDDP_DIGC2
B19
B1
VDDP_DIGD
J1
VDDP_EBU1
W2
VDDP_EBU2
VDDP_EBU3
W7
VDDP_ETM
W10
A13
VDDP_MMC
VDDP_SIM
L19
VDDVBR_1
U18
R17
VDDVBR_2
VDDVBT
T15
H9
VDD_DSP1
VDD_DSP2
H10
VDD_DSP3
H11
VDD_MAIN1
M9
M10
F15
E19
USART1_RTS_N
F17
USART1_RXD
USART1_TXD
G18
V11
USB_DMINUS
USB_DPLUS
U11
B7
USIF_RXD_MRST
USIF_SCLK
D9
A7
USIF_TXD_MTSR
K19
VCXO_EN
VDDBB
M15
K17
VDDBG
T14
VDDD
V14
VDDM
G19
VDDP_DIGA
A9
VDDP_DIGB
VDDP_DIGC1
B16
T_OUT10
A16
C13
T_OUT11
T_OUT12
D17
B15
T_OUT2
T_OUT3
D13
B14
T_OUT4
T_OUT5
C18
D15
T_OUT6
D14
T_OUT7
T_OUT8
A18
C14
T_OUT9
USART0_CTS_N
G3
H4
USART0_RTS_N
G1
USART0_RXD
USART0_TXD
G4
USART1_CTS_N
TDI
TDO
E17
TMS
F16
V8
TRACECLK
TRACEPKT0
R9
W9
TRACEPKT1
TRACEPKT2
T10
V9
TRACEPKT3
TRACEPKT4
U10
V10
TRACEPKT5
TRACEPKT6
R10
T11
TRACEPKT7
TRACESYNC
U8
E14
TRIG_IN
C19
TRST_N
B17
T_OUT0
T_OUT1
T9
U9
PIPESTAT1
W8
PIPESTAT2
T13
PM_INT
U14
RESET_N
RF_CLK
B18
RF_DATA
C16
RF_STR0
C17
A17
RF_STR1
RSTOUT_N
F18
RTCK
D18
RTC_OUT
V12
J17
SSC1_MRST
SSC1_MTSR
K18
SSC1_SCLK
H15
TCK
E16
D19
B13
A14
MON2
W19
NC1
W14
NC2
NC3
W1
NC4
A19
A1
NC5
NC6
U15
NC7
R11
NC8
L5
NC9
H5
OSC32K
V13
PAOUT1A
L12
M11
PAOUT1B
PAOUT2A
K12
J12
PAOUT2B
PIPESTAT0
W17
W18
M10
W16
M2
M7
W15
V16
M8
M9
V17
M18
MICN1
MICN2
P19
MICP1
M17
N18
MICP2
C11
MMCI_CLK
MMCI_CMD
E12
C12
MMCI_DAT0
MMCI_DAT1
D12
B12
MMCI_DAT2
A12
MMCI_DAT3
MON1
H18
IRDA_RX
B2
A2
IRDA_TX
M16
IREF
D2
KP_IN0
D1
KP_IN1
KP_IN2
D5
KP_IN3
F5
E3
KP_IN4
E2
KP_IN5
KP_IN6
E1
KP_OUT0
D3
F4
KP_OUT1
C2
KP_OUT2
KP_OUT3
C1
U17
M0
M1
U12
U13
F32K
G2
FCDP_RB_N
GUARD
K15
I2C_SCL
C3
I2C_SDA
E4
I2S1_CLK0
F19
G16
I2S1_CLK1
G17
I2S1_RX
I2S1_TX
G15
I2S1_WA0
E18
J19
I2S2WA0
H16
I2S2WA1
J18
I2S2_CLK0
H17
I2S2_CLK1
I2S2_RX
H19
I2S2_TX
P3
EBU_RAS_N
M2
N3
EBU_RD_N
EBU_SDCLK1
U4
U3
EBU_SDCLKO
T6
EBU_WAIT_N
EBU_WR_N
U1
EPN11
P18
N17
EPN12
R19
EPP11
EPP12
T19
T18
EPPA11
EPPA12
R18
EPPA2
V18
EPREF1
V19
U19
EPREF2
F26M
EBU_AD4
EBU_AD5
U5
W4
EBU_AD6
EBU_AD7
W5
U6
EBU_AD8
V5
EBU_AD9
EBU_ADV_N
T7
EBU_BC0_N
M3
P2
EBU_BC1_N
EBU_BFCLKI
V3
R3
EBU_BFCLKO
M4
EBU_CAS_N
T3
EBU_CKE
EBU_CS0_N
P4
V1
EBU_CS1_N
EBU_CS2_N
T2
EBU_CS3_N
J3
K1
EBU_A5
EBU_A6
K2
K3
EBU_A7
EBU_A8
K5
L2
EBU_A9
V4
EBU_AD0
EBU_AD1
R4
EBU_AD10
V6
W6
EBU_AD11
EBU_AD12
T8
U7
EBU_AD13
EBU_AD14
V7
R7
EBU_AD15
W3
EBU_AD2
EBU_AD3
T5
R6
EBU_A11
EBU_A12
N1
K4
EBU_A13
L4
EBU_A14
EBU_A15
P1
L3
EBU_A16
EBU_A17
R1
N2
EBU_A18
EBU_A19
N4
J4
EBU_A2
N5
EBU_A20
EBU_A21
T1
R2
EBU_A22
EBU_A23
U2
EBU_A24
V2
EBU_A3
J2
EBU_A4
A5
DIF_D6
D7
C6
DIF_D7
B4
DIF_HD
C5
DIF_RD
DIF_RESET1
D6
C4
DIF_RESET2
DIF_VD
B3
DIF_WR
A3
DSP_IN0
F3
G5
DSP_IN1
F1
DSP_OUT0
DSP_OUT1
F2
H2
EBU_A0
EBU_A1
H3
EBU_A10
L1
M1
CIF_D7
CIF_HSYNC
A8
CIF_PCLK
C9
CIF_PD
B8
CIF_RESET
C8
D10
CIF_VSYNC
E9
CLKOUT
H1
CLKOUT0
B5
DIF_CD
A4
DIF_CS1
DIF_CS2
E6
A6
DIF_D0
DIF_D1
C7
DIF_D2
B6
D8
DIF_D3
E7
DIF_D4
DIF_D5
AFC
N16
AGND
R13
BB_I
BB_IX
R14
BB_Q
P15
BB_QX
N15
J16
CC_CLK
CC_IO
L18
CC_RST
M19
CIF_D0
E11
CIF_D1
B11
C10
CIF_D2
A11
CIF_D3
CIF_D4
D11
CIF_D5
B10
A10
CIF_D6
B9
C132
U101
PMB8876
C15
R120
27p
0
0.1u
C113
TP104
VSUPPLY
R114
22K
4.7K
R117
NA
R116
NA
R111
1V8_MEM
1V5_CORE
C101
0.1u
C123
0.1u
C112
2V72_IO
1u
C127
22p
C114
1V8_MEM
R118
0
0.01u
C120
0.1u
TP105
R115
NA
2V72_IO
R105
0
NA
R104
0.1u
C105
R119
4.7K
0.1u
1V5_DSP
C107
0.1u
C103
NC1
4
7
NC2
NC3
8
9
NC4
5
ON_SW
11
RTS
RX
2
3
TX
6
VBAT
U102
CTS
12
DSR
10
GND
1
1V8_MEM
C108
0.1u
TP103
R110
100K
0.1u
C104
C131
27p
R112
3300
OJ103
OJ104
1V8_MEM
R108
390K
2V11_RTC
OJ101
R109
3.3K
TRIG_OUT
VCXO_EN
USB_EOCn
LCD_ID
2V85_SIM
DIF_VSYNC
REMOTE_INT
HOOK_DETECT
SDCLKO
BFCLKO
LCD_BACKLIGHT
FLASH_EN
RPWRON
SIM_ENn
CLK32K
SLIDE_DETECT
F_DPD
TF_PWR_EN
TRACEPKT3
TRACEPKT4
TRACEPKT5
TRACEPKT6
TRACEPKT7
TRACECLK
PIPESTAT0
PIPESTAT1
PIPESTAT2
TRACESYNC
KP_IN5
REMOTE_ADC
JOG_PWDN
IF_MODE1
SLIDE_KEY_BACKLIGHT
TRIG_OUT
TRSTn
TDI
TMS
TCK
RTCK
TDO
EXTRSTn
TRIG_IN
TRACEPKT0
TRACEPKT1
TRACEPKT2
ANT_SW3
CAM_PWR_EN
DIF_CD
FM_MAIN
FM_INTn
BATT_TEMP
RF_TEMP
CS_Flash2n
RPWRON_EN
RXD_0
RTS_0
DSR
TXD_0
VSUPPLY
DSR
BT_RESETn
AFC
KP_OUT4
DIF_RD
USIF_RXD
USIF_TXD
VCXO_EN
VMICN
VMICP
RCV_N
RCV_P
I_MONITOR
CTS_0
TRIG_IN
TRSTn
TXON_PA
VIBRATOR_EN
FM_RESETn
PA_BAND
ANT_SW1
ANT_SW2
MODE
HEADSET_DETECT
CTS_0
RTS_0
RXD_0
TXD_0
JOG_DISK_B
JOG_DISK_A
RX_DEBUG
TX_DEBUG
USBDM
USBDP
PIPESTAT0
PIPESTAT1
PIPESTAT2
PM_INT
RESETn
RF_CLK
RF_DA
RF_EN
TFLASH_DETECT
RTCK
RTC_OUT
TCK
TDI
TDO
TMS
TRACECLK
TRACEPKT0
TRACEPKT1
TRACEPKT2
TRACEPKT3
TRACEPKT4
TRACEPKT5
TRACEPKT6
TRACEPKT7
TRACESYNC
MIC1_N
MIC2_N
MIC1_P
MIC2_P
TFLASH_CLK
TFLASH_CMD
TFLASH_DAT0
TFLASH_DAT1
TFLASH_DAT2
TFLASH_DAT3
PA_LEVEL
I2S1_CLK
I2S1_RX
I2S1_TX
I2S1_WA
WPn
KP_IN0
KP_IN1
KP_IN2
KP_IN3
KP_IN4
KP_OUT0
KP_OUT1
KP_OUT2
KP_OUT3
CS_Flash1n
CS_RAMn
RASn
RDn
SDCLKI
WAITn
WRn
SNDOUT_L
SNDOUT_R
26MHZ_MCLK
SCL
SDA
D14
D15
D2
D3
D4
D5
D6
D7
D8
D9
ADVn
BC0n
BC1n
BFCLKI
CASn
CKE
A22
A23
A24
A3
A4
A5
A6
A7
A8
A9
D0
D1
D10
D11
D12
D13
DIF_RESET
DIF_WR
A0
A1
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A2
A20
A21
CIF_HS
CIF_PCLK
AF_PWR_EN
CIF_RESET
CIF_VS
CIF_MCLK
DIF_CS
DIF_D0
DIF_D1
DIF_D2
DIF_D3
DIF_D4
DIF_D5
DIF_D6
DIF_D7
USB_CHG_ENn
I
IX
Q
QX
SIM_CLK
SIM_IO
SIM_RST
CIF_D0
CIF_D1
CIF_D2
CIF_D3
CIF_D4
CIF_D5
CIF_D6
CIF_D7
7. CIRCUIT DIAGRAM