LG KE990 Service Manual - Page 28

Simplified Block Diagram of Baseband

Page 28 highlights

3. TECHNICAL BRIEF From PMIC VREG_ MSMP_ 2. 7V VREG_ MSME_1.8V EBI2 _ DATA[ 0: 15] NAND_ CS_N NAND_ ALE NAND_ CLE EBI2 _OE_N EBI2 _WE_N NAND_ READY RESOUT_ N MCP SDRAM_ DATA[ 0: 31] TOSHIB A 2G/1G TYA000BC00HOGG SDRAM_ ADDR [0:12] SDRAM_ DQM[0:3 ] SDRAM_CLK SDRAM_ CS_ N SDRAM_ RAS_N SDRAM_ CAS_N SDRAM_WE_N SDRAM_ CLK_ EN SDRAM_ ADDR[ 13: 14] X +/From TOUCH WINDOW Y +/- From LDO LCD_ VDD_2. 8V From CAM_ MIC CAM_ MIC+ EAR_ MIC_P From MMI An alog S/W NC7 SB 3157 MIDI_ MICP From ESM From PMIC VREG_ MSMP_2 .7 V EAR_ SENSE _N To MMI MIDI_ EAR_L MIDI_ EAR_R Headphone AMP MAX 9722 BETE HP_ EAR_L HP_ EAR_R From LDO MIDI_3.3V HP_ AMP_ EN From ESM To MODULE SPEAKER SPK _ OUT+ SPK _ OUT- Touch D river TSC2007IYZGR TOUCH_ PENIRQ_N TOUCH_I2C _ SDA/SCL From FM RADIO FM_ AUDIO_R /L SPK_ R /L AUDIO CODEC WM8983 HP_R /L MIC2 P CODEC_I2 C_ SCL CODEC_I2C _ SDA MMP_A _ BCLK MMP_A_ LRCLK MMP_ADI_ DACDAT MMP_A_ MCLK MMP_ADI_ ADCDAT To MOTOR From LDO MOTOR+ MOTOR- MIDI_3 .3V VREG_ 5V VREG_WM_ 2.7 V From PMIC VREG_ MSME_1.8V LIN_ PWM_ MAG Li near Motor Dri ver LIN_ INVETER LIN_ PWM_ FREQ From PMIC VREG_ MMC_3 .0V LIN_ MOTOR_EN From ESM From PMIC VREG_ MSMP_ 2.7 V / VREG_ MMC_3 .0V From PMIC SLEEP_ CLK From MMI FM_ ANT MIC To RECEIVER MIC1P /1N RCV+/- FM RADIO TEA 5766UK I2C _ SCL/ SDA FM_ BUSEN FM_ INTX ESM 6270 EBI2_ DATA[ 0: 15] EBI2_ ADDR [11: 13] MMP_ CS_N NAND_ ALE EBI2 _OE_N EBI2 _WE_N MMP_ INT_N MMP_ HPCM_CLK MMP_ HPCM_ FSYNC MMP_ HPCM_DO MMP_ HPCM_DI NA HD HA HCS0 N HCS1 N HRDN HWRN HGINTN HPCMCLK HPCMFS HPCMDO HPCMDI CAM_ MODE3 _N CAM_ MODE2 _N CAM_ MODE1 _N MODE S /W VREG_ MSMP_2 .7 V From PMIC ZORAN ZR3453 27 M Cr ys tal MMP_XTAL_IN MMP_ XTAL_ OUT USB_ XTAL _ IN USB_ XTAL_ OUT 48 M Crystal VREG_ MSMC_ 1.2V VREG_ MSME_1.8V VREG_ MSMP_2.7V VREG_ MSMA_ 2.6V USIM_ DATA/CLK/RST_N SSBDT_ PM RESET _IN_ N PS_ HOLD PM_INT _ N SLEEP_ CLK USB_OE_EN/DAT / SEO PMIC PM6635 MMP_ CAM_ MCLK MMP_ CAM_ DATA[ 0: 7] MMP_ CAM_ VSYNC/ HSYNC MMP_ CAM_ PCLK MMP_ CAM_ RESET_N MMP_I 2C_ SDA/ SCL MMP_ CAM_INT 5M Camera CAM_ VDD_ CORE_1 .2 V From DCDC CAM_ VDD_ AF_2. 7V From LDO( SUB) CAM_ VDD_ SA_2.7 V From LDO CAM_ VDD_ SD_1.8V From LDO( SUB) CAM_ VDD_ IO_ 2.7 V From LDO MMP_LCD_ DATA[0:15] LCD_ IF_ MODE LCD_ MAKER_ID LCD_ RESET_N MMP_LCD_ VSYNC I/O MMP_ LCD_CS /RD/ WE/ ADS LCD_ VDD_2 .8 V From LDO From ESM LCD_BL _ CTRL VPWR WLED[1: 5] WLED_ PWR Charge Pump AAT 3169 IFO VPWR MMC_ SELECT_N From ESM MMP_ MICROSD_ CLK MMP_ MICROSD_ CMD MMP_ MICROSD_ DATA[ 0: 3] An alog S/W MSM_ MICROSD_ CLK MSM_ MICROSD_ CMD MSM_ MICROSD_ DATA[ 0: 3] MAX 4701ETE ( DATA LINE) SL AS 4717 EP (CLK / CMD ) MICROSD_ CL K MICROSD_ CMD MICROSD_ DATA[ 0: 3] MicroSD Connector SCHA1B 0102 NA MICROSD_ DET_N MMP_ USB_ D+/MSM_ USB_D+/- An alog S/W FSUSB30 UMX VREG_ MMC_3 .0V From PMIC To ESM RMT_ INT/ RMT_ ADC USB_D +/- An alog S/W FSUSB30 UMX RMT_ INT- USB_D+ RMT_ADC- USB_ D- To MMI VPWR USB_ SELECT_N MMP_ STROBE_ READY MMP_ STROBE_ CHARGE Strobe F lash Connector STROBE_ TRIGGER FLSH_ DRV_N From 5 M CAMERA From PMIC VREG_ MSMP_2.7V / VREG_ 5V / VPWR From PMIC MMP_ VDD_ CORE_1 .0V / CAM_ VDD_ IO_ 2.7 V From LDO LCD_ VDD_2.8V / MMP_ VDD_1 .9 V From LDO VREG_ MSMP_ 2.7V/ VREG_ MMC_3 .0V / VREG_ USB_3.0V / VREG_5V From PMIC TV _ OUT To MMI USIM_P _ DATA/ CLK/RST_N SIM Connector VREG_ USIM_ 3.0 V From PMIC USB_ VBUS OVP NUS 3065 MUTAG USB_ VBUS From MMI +5 V_ PWR OVP NUS 3065 MUTAG + 5V _ PWR From MMI VPWR Figure. Simplified Block Diagram of Baseband Copyright © 2008 LG Electronics. Inc. All right reserved. Only for training and service purposes - 29 - LGE Internal Use Only

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204

LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc.
All right reserved.
Only for training and service purposes
3. TECHNICAL BRIEF
- 29 -
ESM
6270
MCP
TOSHIBA 2G/1G
TYA000BC00HOG
G
EBI2_ DATA[ 0: 15
]
NAND_ CS_
N
NAND_ AL
E
NAND_ CL
E
EBI2_OE_
N
EBI2_WE_
N
NAND_ REA
DY
VREG_ MSME_1.8V
EBI2_ DATA[ 0: 15
]
NAND_ AL
E
EBI2_OE_N
ZORAN
ZR
3453
EBI2_ADDR[11:13
]
EBI2_WE_
N
MMP_ CS_N
HD
HA
HCS0N
HCS1N
HRDN
HWRN
MicroSD
Connector
SCHA1B 0102
Analog
S/W
MAX4701ETE
( DATA LINE)
SLAS4717EP
(CLK / CMD
)
MICROSD_CL
K
MICROSD_ C
MD
MICROSD_ DATA[ 0:
3]
MMP_ MICROSD_ CL
K
MMP_ MICROSD_ C
MD
MMP_ MICROSD_ DATA[0:3
]
MMC_ SELECT_
N
VPWR
MMP_LCD_ DATA[0:15
]
LCD_IF_ MOD
E
LCD_ MAKER_
ID
LCD_ RESET_
N
MMP_LCD_
VSYNC I/
O
MMP_ LCD_CS /RD/ WE/ A
DS
LCD_VDD_2.8V
WLED[1: 5
]
WLED_ PWR
From LDO
From ESM
From PMIC
5M
Camera
PMIC
PM
6635
VREG_ MSMC_1.2V
VREG_ MSME_1.8V
VREG_ MSMP_2.7V
VREG_ MSMA_2.6V
PM_INT_
N
USIM_ DATA/CLK/RST_
N
SSBDT_ P
M
RESET_IN_
N
PS_ HOL
D
+5V_ PWR
USB_ VBUS
MMP_ CAM_ DATA[ 0: 7
]
MMP_ CAM_ VSYNC/
HSYNC
MMP_I2C_SDA/SC
L
MMP_ CAM_ RESET_
N
MMP_ CAM_ PC
LK
MMP_ VDD_ CORE_1.0V/ CAM_ VDD_ IO_2.7V
CAM_ VDD_ CORE_1.2V
CAM_ VDD_ IO_2.7V
AUDIO CODEC
WM
8983
MMP_ INT_N
MIC
From PMIC
Analog
S/W
FSUSB30 UM
X
MMP_USB_D+/
-
USB_ SELECT_
N
VPWR
USB_D +/-
To MMI
48M
Crys
tal
USB_ XTAL _ I
N
USB_ XTAL_OUT
Headphone
AMP
MAX 9722 BETE
Analog
S/W
NC7 SB 315
7
MIDI_ MIC
P
CAM_ MIC
+
EAR_MIC_P
From CAM_MIC
From MMI
EAR_ SENSE _
N
VREG_ MSMP_2 .7V
VPWR
From PMIC
USIM_P_ DATA/ CLK/RST_N
Charge
Pump
AAT3169IF
O
LCD_BL_CTRL
From ESM
RESOUT_
N
MICROSD_ DET_
N
27M
Crys
tal
MMP_XTAL_I
N
MMP_XTAL_OUT
From ESM
HGINT
N
SDRAM_ DATA[ 0: 31
]
SDRAM_ADDR[0:12
]
SDRAM_ DQM[0:3
]
SDRAM_CL
K
SDRAM_CS_
N
SDRAM_RAS_
N
SDRAM_CAS_
N
SDRAM_WE_
N
SDRAM_ CLK_
EN
VREG_ MSMP_2. 7V
SPK_R/
L
MIC1P /1
N
CODEC_I2C_ SC
L
CODEC_I2C_SD
A
FM_ AUDIO_R/
L
MIC2 P
From PMIC
HP_ EAR_
L
HP_EAR_
R
MIDI_EAR_
L
MIDI_ EAR_R
To
MMI
MIDI_3.3V
From LDO
HP_ AMP_ EN
From ESM
MMP_ADI_ ADCD
AT
MMP_A_ MCL
K
MMP_ADI_ DACD
AT
MMP_A_ LRCL
K
MMP_A _ BCL
K
SPK_OUT
+
SPK _ OUT-
To
MODULE SPEAKER
RCV+/-
To
RECEIVER
From FM RADIO
MSM_USB_D+
/-
USB_OE_EN/DAT/SEO
HPCMCLK
HPCMFS
HPCMDI
HPCM
DO
MMP_ HPCM_ FSY
NC
MMP_ HPCM_D
I
MMP_HPCM_CL
K
MMP_ HPCM_D
O
VPWR
MSM_ MICROSD_ CL
K
MSM_ MICROSD_ CM
D
MSM_ MICROSD_ DATA[ 0: 3
]
VREG_ MMC_3.0V
SIM
Connector
VREG_ USIM_ 3.0V
From MMI
From MMI
MIDI_3.3V
VREG_5V
VREG_WM_2.7V
VREG_ MSME_1.8V
From LDO
SLEEP_ CLK
Touch D river
TSC2007IYZG
R
TOUCH_I2C_SDA/SC
L
TOUCH_ PENIRQ_
N
X +/
-
Y +/
-
LCD_ VDD_2. 8V
From LDO
From TOUCH WINDOW
Linear Motor Dri
ver
LIN_PWM_MA
G
LIN_ INVETE
R
LIN_ PWM_ FR
EQ
MOTOR
+
MOTOR-
To
MOTOR
VREG_ MMC_3 .0V
From PMIC
LIN_ MOTOR_EN
From ESM
MMP_ CAM_IN
T
MMP_ CAM_ MCLK
Strobe F lash
Connector
MMP_ STROBE_ REA
DY
MMP_ STROBE_ CHA
RGE
STROBE_ TRIGGER
From 5 M CAMERA
VREG_ MSMP_2.7V / VREG_5V / VPWR
From PMIC
LCD_VDD_2.8V/MMP_VDD_1.9V
VREG_ MSMP_2.7V/ VREG_ MMC_3.0V/ VREG_ USB_3.0V/ VREG_5V
From PMIC
From LDO
From LDO
TV _ OU
T
CAM_ VDD_ AF_2.7V
CAM_ VDD_ SA_2.7V
CAM_ VDD_ SD_1.8V
SDRAM_ADDR[ 13: 14]
From PMIC
HP_R /
L
NA
OVP
NUS 3065 MUTA
G
+ 5V _ PWR
OVP
NUS 3065 MUTA
G
USB_ VBUS
To MMI
Analog
S/W
FSUSB30 U
MX
RMT_ INT/
RMT_ ADC
To ESM
RMT_ INT- USB_D
+
RMT_ADC-USB_
D-
NA
From LDO
From LDO
From DCDC
From LDO( SUB)
From LDO( SUB)
MODE
S/
W
CAM_ MODE1_
N
CAM_ MODE2_
N
CAM_ MODE3_
N
VREG_ MSMP_2.7V
From PMIC
FLSH_DRV_N
From PMIC
FM RADIO
TEA 5766U
K
I2C_SCL/
SDA
FM_
BUSEN
FM_ INT
X
VREG_ MSMP_2.7V / VREG_ MMC_3.0V
SLEEP_ CLK
From PMIC
FM_ ANT
From MMI
From PMIC
Figure. Simplified Block Diagram of Baseband