LG KE990 Service Manual - Page 42

External memory interface

Page 42 highlights

3. TECHNICAL BRIEF 3.8 External memory interface The ESM6270 device was designed to provide two distinct memory interfaces. EBI1 was targeted for supporting high speed synchronous memory devices. EBI2 was targeted towards supporting slower asynchronous devices such as LCD, NAND flash, SRAM, etc. In addition, ESM6270 provide SD bus interface. KE990 supports 512MByte free user memory using SD interface. • EBI1 Features - 16 bit static and dynamic memory interface - 32 bit dynamic memory interface - 24 bits of address for static memory devices which can support up to 32MBytes on each chip select - Synchronous burst memories supported (burst NOR, burst PSRAM) - Synchronous DRAM memories supported - Byte addressable memory supporting 8 bit, 16 bit and 32 bit accesses - Pseudo SRAM (PSRAM) memory support • EBI2 Features - Support for asynchronous FLASH and SRAM(16bit & 8bit). - Interface support for byte addressable 16bit devices (UB_N & LB_N signals). - 2Mbytes of memory per chip select. - Support for 8 bit/16bit wide NAND flash. - Support for parallel LCD interfaces, port mapped of memory mapped(18 or 16 bit). • 2Gb NAND(16bit, Large Block ) flash memory + 1Gb SDRAM (32bit) • 1-CS(Chip Select) are used. • The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bidirectional data signal. After power up by default, the Device will use only DAT0. After initialization, host can change the bus width. Device FLASH SDRAM Part Name TYA000BC00DOGG TYA000BC00DOGG Interface Spec Maker Toshiba Toshiba Read Access Time 50 ns 15 ns Write Access Time 30 ns 15 ns Table 3.8. External memory interface Copyright © 2008 LG Electronics. Inc. All right reserved. Only for training and service purposes - 43 - LGE Internal Use Only

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204

LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc.
All right reserved.
Only for training and service purposes
3. TECHNICAL BRIEF
- 43 -
3.8 External memory interface
The ESM6270 device was designed to provide two distinct memory interfaces. EBI1 was targeted for
supporting high speed synchronous memory devices. EBI2 was targeted towards supporting slower
asynchronous devices such as LCD, NAND flash, SRAM, etc. In addition, ESM6270 provide SD bus
interface. KE990 supports 512MByte free user memory using SD interface.
• EBI1 Features
- 16 bit static and dynamic memory interface
- 32 bit dynamic memory interface
- 24 bits of address for static memory devices which can support up to 32MBytes on each chip
select
- Synchronous burst memories supported (burst NOR, burst PSRAM)
- Synchronous DRAM memories supported
- Byte addressable memory supporting 8 bit, 16 bit and 32 bit accesses
- Pseudo SRAM (PSRAM) memory support
• EBI2 Features
- Support for asynchronous FLASH and SRAM(16bit & 8bit).
- Interface support for byte addressable 16bit devices (UB_N & LB_N signals).
- 2Mbytes of memory per chip select.
- Support for 8 bit/16bit wide NAND flash.
- Support for parallel LCD interfaces, port mapped of memory mapped(18 or 16 bit).
• 2Gb NAND(16bit, Large Block ) flash memory + 1Gb SDRAM (32bit)
• 1-CS(Chip Select) are used.
• The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bidirectional data
signal. After power up by default, the Device will use only DAT0. After initialization, host can change
the bus width.
Interface Spec
Device
Part Name
Maker
Read Access Time
Write Access Time
FLASH
TYA000BC00DOGG
Toshiba
50 ns
30 ns
SDRAM
TYA000BC00DOGG
Toshiba
15 ns
15 ns
Table 3.8. External memory interface