LG KE990 Service Manual - Page 64

Host Port, 10.14 Clocks, 10.15 Boot, 10.16 Debug, 10.17 Power

Page 64 highlights

3. TECHNICAL BRIEF 3.10.13 Host Port • Two flavors: - Generic interface 8/16-bit Intel style. Connects as memory map (4-bit address) - LCD like 8/9/16 bit multiplexed bus. Connects as an LCD (1-bit address) • Bypass mode - From Host port up to two LCDs, audio codec and other peripherals • Support for messaging and data transfers (DMA) 3.10.14 Clocks • Main clock input frequency, 10 to 31 MHz: - Directly from system PMU main clock and bypass its control - Embedded crystal oscillator (12Mhz) - Optional GPS TCXO • Four configurable clock-out pins to drive external components: e.g. Audio codec, Sensor, PWM) 3.10.15 Boot • Host boot • Standalone boot 3.10.16 Debug • JTAG for code debug • UART for fast system ramp up 3.10.17 Power • Very low power consumption, smaller than150mW for all intense multimedia applications. • Low power sleep mode 100 µW - Host can control display audio and peripherals via bypass Light sleep mode 500 µW - Specifically for GPS accurate off-line tracking Copyright © 2008 LG Electronics. Inc. All right reserved. Only for training and service purposes - 65 - LGE Internal Use Only

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204

- 65 -
3. TECHNICAL BRIEF
3.10.13 Host Port
• Two flavors:
- Generic interface 8/16-bit Intel style.
Connects as memory map (4-bit address)
- LCD like 8/9/16 bit multiplexed bus.
Connects as an LCD (1-bit address)
• Bypass mode - From Host port up to two LCDs, audio codec and other peripherals
• Support for messaging and data transfers (DMA)
3.10.14 Clocks
• Main clock input frequency, 10 to 31 MHz:
- Directly from system PMU main clock and bypass its control
- Embedded crystal oscillator (12Mhz)
- Optional GPS TCXO
• Four configurable clock-out pins to drive external components:
e.g. Audio codec, Sensor, PWM)
3.10.15 Boot
• Host boot
• Standalone boot
3.10.16 Debug
• JTAG for code debug
• UART for fast system ramp up
3.10.17 Power
• Very low power consumption, smaller than150mW for all intense multimedia applications.
• Low power sleep mode 100 µW
- Host can control display audio and peripherals via bypass
Light sleep mode 500 µW
- Specifically for GPS accurate off-line tracking
LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc.
All right reserved.
Only for training and service purposes