MSI K9N SLI-F User Guide - Page 66

Row to Row delay TRRD

Get MSI K9N SLI-F - Motherboard - ATX PDF manuals and user guides
UPC - 816909043235
View all MSI K9N SLI-F manuals
Add to My Manuals
Save this manual to your list of manuals

Page 66 highlights

MS-7250 Mainboard MCT Timing Mode This field has the capacity to automatically detect all of the DRAM timing. If you set this field to [Manual], the following fields will be selectable. CAS Latency (TCL) W hen the MCT Timing M ode is set to [Manual], the field is adjustable.This controls the CAS latency, which determines the timing delay (in clock cycles) before SDRAM starts a read command after receiving it. Min RAS# Active Time (TRAS) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. This setting determines the time RAS takes to read from and write to a memory cell. Row Precharge Time (TRP) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. This item controls the number of cycles for Row Address Strobe (RAS) to be allowed to precharge. If insufficient time is allowed for the RAS to accumulate its charge before DRAM refresh, refreshing may be incomplete and DRAM may fail to retain data. This item applies only when synchronous DRAM is installed in the system. RAS# to CAS# delay (TRCD) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. W hen DRAM is refreshed, both rows and columns are addressed separately. This setup item allows you to determine the timing of the transition from RAS (row address strobe) to CAS (column address strobe). The less the clock cycles, the faster the DRAM performance. Row to Row delay (TRRD) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. Specifies the active-to-active delay of different banks. Row cycle time (TRC) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. The row cycle time determines the minimum number of clock cycles a memory row takes to complete a full cycle, from row activation up to the precharging of the active row. Row refresh Cycle time (TRFC) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. Autorefresh -active to RAS#-active or RAS# auto-refresh. Read to Write delay (TRWT) W hen the MCT Timing Mode is set to [Manual], the field is adjustable. This is not a DRAM-specified timing parameter, but must be considered due to routing latencies on the clock forwarded bus. It is counted from the first address bus slot that was not associated with part of the read burst. 3-24

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
MS-7250 Mainboard
3-24
MCT Timing Mode
This field has the capacity to automatically detect all of the DRAM timing. If you
set this field to [Manual], the following fields will be selectable.
CAS Latency (TCL)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable.This
controls the CAS latency, which determines the timing delay (in clock cycles)
before SDRAM starts a read command after receiving it.
Min RAS# Active Time (TRAS)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. This
setting determines the time RAS takes to read from and write to a memory cell.
Row Precharge Time (TRP)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. This item
controls the number of cycles for Row Address Strobe (RAS) to be allowed to
precharge. If insufficient time is allowed for the RAS to accumulate its charge
before DRAM refresh, refreshing may be incomplete and DRAM may fail to retain
data. This item applies only when synchronous DRAM is installed in the system.
RAS# to CAS# delay (TRCD)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. When
DRAM is refreshed, both rows and columns are addressed separately. This
setup item allows you to determine the timing of the transition from RAS (row
address strobe) to CAS (column address strobe). The less the clock cycles, the
faster the DRAM performance.
Row to Row delay (TRRD)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. Speci-
fies the active-to-active delay of different banks.
Row cycle time (TRC)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. The row
cycle time determines the minimum number of clock cycles a memory row takes
to complete a full cycle, from row activation up to the precharging of the active
row.
Row refresh Cycle time (TRFC)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. Auto-
refresh -active to RAS#-active or RAS# auto-refresh.
Read to Write delay (TRWT)
When the
MCT Timing Mode
is set to [Manual], the field is adjustable. This is
not a DRAM-specified timing parameter, but must be considered due to routing
latencies on the clock forwarded bus. It is counted from the first address bus
slot that was not associated with part of the read burst.