AMD AXDA3200DKV4E Data Sheet - Page 29

Connect, Pending, Processor Connect State Diagram

Page 29 highlights

26237C-May 2003 Preliminary Information AMD Athlon™ XP Processor Model 10 Data Sheet 1 Disconnect Pending 3/A Connect 2/B Disconnect 6/B Connect Pending 2 5 Connect Pending 1 4/C Condition 1 CONNECT is deasserted by the Northbridge (for a previously sent Halt or Stop Grant special cycle). 2 Processor receives a wake-up event and must cancel the disconnect request. 3 Deassert PROCRDY and slow down internal clocks. 4 Processor wake-up event or CONNECT asserted by Northbridge. 5 CLKFWDRST is deasserted by the Northbridge. 6 Forward clocks start three SYSCLK periods after CLKFWDRST is deasserted. Action A CLKFWDRST is asserted by the Northbridge. B Issue a Connect special cycle.* C Return internal clocks to full speed and assert PROCRDY. Note: * The Connect special cycle is only issued after a processor wake-up event (interrupt or STPCLK# deassertion) occurs. If the AMD Athlon™ system bus is connected so the Northbridge can probe the processor, a Connect special cycle is not issued at that time (it is only issued after a subsequent processor wake-up event). Figure 7. Processor Connect State Diagram Chapter 4 Power Management 17

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104

Chapter 4
Power Management
17
26237C—May 2003
AMD Athlon™ XP Processor Model 10 Data Sheet
Preliminary Information
Figure 7.
Processor Connect State Diagram
Condition
1
CONNECT is deasserted by the Northbridge (for a
previously sent Halt or Stop Grant special cycle).
2
Processor receives a wake-up event and must cancel
the disconnect request.
3
Deassert PROCRDY and slow down internal clocks.
4
Processor wake-up event or CONNECT asserted by
Northbridge.
5
CLKFWDRST is deasserted by the Northbridge.
6
Forward clocks start three SYSCLK periods after
CLKFWDRST is deasserted.
Action
A
CLKFWDRST is asserted by the Northbridge.
B
Issue a Connect special cycle.*
C
Return internal clocks to full speed and assert
PROCRDY.
Note:
*
The Connect special cycle is only issued after a
processor wake-up event (interrupt or STPCLK#
deassertion) occurs. If the AMD Athlon™ system
bus is connected so the Northbridge can probe the
processor, a Connect special cycle is not issued at
that time (it is only issued after a subsequent
processor wake-up event).
Connect
Disconnect
Pending
Disconnect
Connect
Pending 1
Connect
Pending 2
1
3/A
4/C
5
6/B
2/B