Biostar P4TCA PRO P4TCA Pro BIOS setup guide - Page 14

Advanced Chipset Features

Page 14 highlights

P4TCA Pro BIOS Setup 4 Advanced Chipset Features This submenu allows you to configure the specific features of the chipset installed on your system. This chipset manage bus speeds and access to system memory resources, such as DRAM. It also coordinates communications with the PCI bus. The default settings that came with your system have been optimized and therefore should not be changed unless you are suspicious that the settings have been changed incorrectly. Figure 4. Advanced Chipset Setup DRAM Timing Selectable When synchronous DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. The Choices: By SPD (default), Manual. CAS Latency Time When synchronous DRAM is installed, the number of clock cycles of CAS latency depends on the DRAM timing. The Choices: 1.5 , 2, 2.5(default),3 Active to Precharge Delay This item controls the number of DRAM clocks to activate the precharge delay. The Choices: 8 (default),7, 6, 5 13

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30

P4TCA Pro BIOS Setup
13
4 Advanced Chipset Features
This submenu allows you to configure the specific features of the chipset installed on your
system. This chipset manage bus speeds and access to system memory resources, such as
DRAM.
It also coordinates communications with the PCI bus. The default settings that came
with your system have been optimized and therefore should not be changed unless you are
suspicious that the settings have been changed incorrectly.
±
Figure 4. Advanced Chipset Setup
DRAM Timing Selectable
When synchronous DRAM is installed, the number of clock cycles of CAS latency depends
on the DRAM timing.
The Choices: By SPD
(default), Manual.
CAS Latency Time
When synchronous DRAM is installed, the number of clock cycles of CAS latency depends
on the DRAM timing.
The Choices:
1.5 , 2,
2.5
(default),3
Active to Precharge Delay
This item controls the number of DRAM clocks to activate the precharge delay.
The Choices: 8
(default),7, 6, 5