HP Visualize c3000 hp Visualize b1000 and c3000 workstations service handbook - Page 82

HPMC during TOC

Page 82 highlights

Troubleshooting Selftest Failures Table 3-2. Chassis Codes for B1000/C3000 Workstations Ostat FLT FLT FLT FLT WRN FLT FLT FLT FLT FLT INI INI INI INI Code FRU CBF2 SYS BD CBF3 SYS BD CBF4 SYS BD CBF5 SYS BD CBFA SYS BD CBFB SYS BD CBFC SYS BD CBFD SYS BD CBFE SYS BD CBFF SYS BD CC0n SYS BD CC1n SYS BD CC2n SYS BD CC3n SYS BD Message Description bad OS HPMC len The size of the operating system HPMC handler is invalid. Firmware will halt the CPU, requiring a power cycle to recover. bad OS HPMC addr The operating system HPMC handler vector is invalid. Firmware will halt the CPU, requiring a power cycle to recover. bad OS HPMC cksm The operating system HPMC handler failed the checksum test. Firmware will halt the CPU, requiring a power cycle to recover. OS HPMC vector 0 The size of the operating system HPMC handler is zero. Firmware will halt the CPU, requiring a power cycle to recover. prev HPMC logged Firmware detected unread PIM data from a previous HPMC and will overwrite it. brnch to OS HPMC Branching to the operating system HPMC handler. OS HPMC br err Branch to the operating system HPMC handler failed. Firmware will halt the CPU, requiring a power cycle to recover. unknown check The firmware trap handler didn't detect an HPMC, LPMC, or TOC. HPMC during TOC A High-Priority Machine Check occurred during Transfer of Control processing. multiple HPMCs A High-Priority Machine Check occurred while processing another HPMC. CPUn OS rendezvs Slave CPU n entering the final rendezvous, waiting for the operating system to awaken it. CPUn early rend Slave CPU n entering the early rendezvous, waiting for the monarch CPU to initialize scratch RAM and other system state. CPUn rendezvous Slave CPU n entering rendezvous. Slave CPUs enter this rendezvous numerous times during boot. CPUn cache rend Slave CPU n entering cached rendezvous, waiting for the monarch CPU to configure the system bus. 82 Chapter 3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239

82
Chapter 3
Troubleshooting
Selftest Failures
FLT
CBF2
SYS BD
bad OS HPMC len
The size of the operating system HPMC
handler is invalid. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBF3
SYS BD
bad OS HPMC addr
The operating system HPMC handler
vector is invalid. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBF4
SYS BD
bad OS HPMC cksm
The operating system HPMC handler
failed the checksum test. Firmware will
halt the CPU, requiring a power cycle to
recover.
FLT
CBF5
SYS BD
OS HPMC vector 0
The size of the operating system HPMC
handler is zero. Firmware will halt the
CPU, requiring a power cycle to recover.
WRN
CBFA
SYS BD
prev HPMC logged
Firmware detected unread PIM data from
a previous HPMC and will overwrite it.
FLT
CBFB
SYS BD
brnch to OS HPMC
Branching to the operating system HPMC
handler.
FLT
CBFC
SYS BD
OS HPMC br err
Branch to the operating system HPMC
handler failed. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBFD
SYS BD
unknown check
The firmware trap handler didn’t detect
an HPMC, LPMC, or TOC.
FLT
CBFE
SYS BD
HPMC during TOC
A High-Priority Machine Check occurred
during Transfer of Control processing.
FLT
CBFF
SYS BD
multiple HPMCs
A High-Priority Machine Check occurred
while processing another HPMC.
INI
CC0n
SYS BD
CPUn OS rendezvs
Slave CPU n entering the final
rendezvous, waiting for the operating
system to awaken it.
INI
CC1n
SYS BD
CPU
n
early rend
Slave CPU n entering the early
rendezvous, waiting for the monarch CPU
to initialize scratch RAM and other
system state.
INI
CC2n
SYS BD
CPU
n
rendezvous
Slave CPU n entering rendezvous. Slave
CPUs enter this rendezvous numerous
times during boot.
INI
CC3n
SYS BD
CPU
n
cache rend
Slave CPU n entering cached rendezvous,
waiting for the monarch CPU to configure
the system bus.
Table 3-2. Chassis Codes for B1000/C3000 Workstations
Ostat
Code
FRU
Message
Description