Intel AN430TX Product Specification - Page 27

Table 10., GPIO Header J9A1, PCI IDE Connectors J9H1, J10H1, System Fan Connector J10A1

Get Intel AN430TX - Motherboard - ATX PDF manuals and user guides View all Intel AN430TX manuals
Add to My Manuals
Save this manual to your list of manuals

Page 27 highlights

Motherboard Description Table 10. GPIO Header (J9A1) Pin Signal Name 1 No connect 2 Key 3 GPIO1_7 4 Ground 5 GPIO1_2 6 Ground 7 GPIO1_1 8 Ground Table 11. PCI IDE Connectors (J9H1, J10H1) Pin 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 NOTE: Signal Name Pin Reset IDE 2 Host data 7 4 Host data 6 6 Host data 5 8 Host data 4 10 Host data 3 12 Host data 2 14 Host data 1 16 Host data 0 18 Ground 20 DDRQ0 [DDRQ1] 22 I/O write# 24 I/O read# 26 IOCHRDY 28 DDACK0# [DDACK1#] 30 IRQ 14 [IRQ 15] 32 Address 1 34 Address 0 36 Chip select 1P# [Chip select 1S#] 38 Activity# 40 Signal names in brackets ([ ]) are for the secondary IDE connector Signal Name Ground Host data 8 Host data 9 Host data 10 Host data 11 Host data 12 Host data 13 Host data 14 Host data 15 Key Ground Ground Ground Vcc pull-up Ground Reserved Reserved Address 2 Chip Select 3P# [Chip select 3S#] Ground Table 12. System Fan Connector (J10A1) Pin Signal Name 1 Ground 2 +12 V 3 Ground 27

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
Motherboard Description
27
Table 10.
GPIO Header (J9A1)
Pin
Signal Name
1
No connect
2
Key
3
GPIO1_7
4
Ground
5
GPIO1_2
6
Ground
7
GPIO1_1
8
Ground
Table 11.
PCI IDE Connectors (J9H1, J10H1)
Pin
Signal Name
Pin
Signal Name
1
Reset IDE
2
Ground
3
Host data 7
4
Host data 8
5
Host data 6
6
Host data 9
7
Host data 5
8
Host data 10
9
Host data 4
10
Host data 11
11
Host data 3
12
Host data 12
13
Host data 2
14
Host data 13
15
Host data 1
16
Host data 14
17
Host data 0
18
Host data 15
19
Ground
20
Key
21
DDRQ0 [DDRQ1]
22
Ground
23
I/O write#
24
Ground
25
I/O read#
26
Ground
27
IOCHRDY
28
Vcc pull-up
29
DDACK0# [DDACK1#]
30
Ground
31
IRQ 14 [IRQ 15]
32
Reserved
33
Address 1
34
Reserved
35
Address 0
36
Address 2
37
Chip select 1P# [Chip select 1S#]
38
Chip Select 3P# [Chip select 3S#]
39
Activity#
40
Ground
NOTE:
Signal names in brackets ([ ]) are for the secondary IDE connector
Table 12.
System Fan Connector (J10A1)
Pin
Signal Name
1
Ground
2
+12 V
3
Ground