Intel BLKD945GCLF2D Product Specification - Page 19

Real-Time Clock Subsystem

Get Intel BLKD945GCLF2D PDF manuals and user guides View all Intel BLKD945GCLF2D manuals
Add to My Manuals
Save this manual to your list of manuals

Page 19 highlights

Product Description The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS. For information about The location of the Parallel ATA IDE connector Refer to Figure 9, page 42 1.6.3.2 Serial ATA Interfaces The ICH7's Serial ATA controller offers two independent Serial ATA ports with a theoretical maximum transfer rate of 3 Gbits/sec per port. One device can be installed on each port for a maximum of two Serial ATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA IDE which supports a master/slave configuration and two devices per channel. For compatibility, the underlying Serial ATA functionality is transparent to the operating system. The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows* XP and Windows Vista* operating systems. NOTE Many Serial ATA drives use new low-voltage power connectors and require adapters or power supplies equipped with low-voltage power connectors. For more information, see: http://www.serialata.org/ For information about The location of the Serial ATA IDE connectors Refer to Figure 9, page 42 1.7 Real-Time Clock Subsystem A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to ± 13 minutes/year at 25 ºC with 3.3 VSB applied. NOTE If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on. When the voltage drops below a certain level, the BIOS Setup program settings stored in CMOS RAM (for example, the date and time) might not be accurate. Replace the battery with an equivalent one. Figure 1 on page 11 shows the location of the battery. 19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
Product Description
19
The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector
(ECHS) translation modes.
The drive reports the transfer rate and translation mode to
the BIOS.
For information about
Refer to
The location of the Parallel ATA IDE connector
Figure 9, page 42
1.6.3.2
Serial ATA Interfaces
The ICH7’s Serial ATA controller offers two independent Serial ATA ports with a
theoretical maximum transfer rate of 3 Gbits/sec per port.
One device can be installed
on each port for a maximum of two Serial ATA devices.
A point-to-point interface is
used for host to device connections, unlike Parallel ATA IDE which supports a
master/slave configuration and two devices per channel.
For compatibility, the underlying Serial ATA functionality is transparent to the
operating system.
The Serial ATA controller can operate in both legacy and native
modes.
In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14
and 15).
In Native mode, standard PCI Conventional bus resource steering is used.
Native mode is the preferred mode for configurations using the Windows* XP and
Windows Vista* operating systems.
±
NOTE
Many Serial ATA drives use new low-voltage power connectors and require adapters or
power supplies equipped with low-voltage power connectors.
For more information, see:
For information about
Refer to
The location of the Serial ATA IDE connectors
Figure 9, page 42
1.7
Real-Time Clock Subsystem
A coin-cell battery (CR2032) powers the real-time clock and CMOS memory.
When
the computer is not plugged into a wall socket, the battery has an estimated life of
three years.
When the computer is plugged in, the standby current from the power
supply extends the life of the battery.
The clock is accurate to
±
13 minutes/year at
25 ºC with 3.3 VSB applied.
±
NOTE
If the battery and AC power fail, custom defaults, if previously saved, will be loaded
into CMOS RAM at power-on.
When the voltage drops below a certain level, the BIOS Setup program settings stored
in CMOS RAM (for example, the date and time) might not be accurate.
Replace the
battery with an equivalent one.
Figure 1 on page 11 shows the location of the battery.