Home » Intel Manuals » Motherboards » Intel BOXD865GLCL » Manual Viewer

Intel BOXD865GLCL Product Specification - Page 67

Typically, a device that does not share a PIRQ line will have

UPC - 735858159869

Add to My Manuals
Save this manual to your list of manuals

Page 67 highlights

Technical Reference Table 25. PCI Interrupt Routing Map PCI Interrupt Source PIRQA AGP connector INTA ICH5 USB UHCI controller 1 INTA SMBus controller ICH5 USB UHCI controller 2 AC '97 ICH5 Audio ICH5 LAN ICH5 USB UHCI controller 3 ICH5 USB UHCI controller 4 INTA ICH5 USB 2.0 EHCI controller PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 PCI bus connector 4 (Note) PCI bus connector 5 (Note) PCI bus connector 6 (Note) INTD INTC Serial ATA Note: Desktop Board D865GBF only PIRQB INTB INTB INTB INTA INTA ICH5 PIRQ Signal Name PIRQC PIRQD PIRQE PIRQF INTB INTC INTA INTB INTB INTA INTC INTA INTD INTC INTD INTB INTA INTB INTC INTD INTA PIRQG INTB INTA INTD INTC PIRQH INTD INTC INTD INTB ✏ NOTE In PIC mode, the ICH5 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 24 for the allocation of PIRQ lines to IRQ signals in APIC mode. 67

Section	Page
Intel® Desktop Board D865GBF/D865GLC Technical Product Specification	1
Revision History / Disclaimer	2
Preface	3
Intended Audience	3
What This Document Contains	3
Typographical Conventions	3
Notes, Cautions, and Warnings	3
Other Common Notation	4
Contents	5
1 Product Description	11
1.1 Board Differences	11
1.2 Overview	12
1.2.1 Feature Summary	12
1.2.2 Manufacturing Options	13
1.2.3 Board Layouts	14
1.2.4 Block Diagram	16
1.3 Online Support	17
1.4 Operating System Support	17
1.5 Design Specifications	18
1.6 Processor	21
1.7 System Memory	22
1.7.1 Memory Configurations	24
1.8 Intel® 865G Chipset	29
1.8.1 Intel 865G Graphics Subsystem	30
1.8.2 Universal 0.8 V / 1.5 V AGP 3.0 Connector	38
1.8.3 USB	39
1.8.4 IDE Support	39
1.8.5 Real-Time Clock, CMOS SRAM, and Battery	41
1.9 I/O Controller	41
1.9.1 Serial Port	42
1.9.2 Parallel Port	42
1.9.3 Diskette Drive Controller	42
1.9.4 Keyboard and Mouse Interface	42
1.10 Audio Subsystem	43
1.10.1 Audio Subsystem Software	43
1.10.2 Intel® Flex 6 Audio Subsystem	43
1.10.3 Audio Connectors	45
1.11 LAN Subsystem	46
1.11.1 10/100 Mbits/sec LAN Subsystem	46
1.11.2 Gigabit LAN Subsystem	47
1.11.3 LAN Subsystem Software	48
1.12 Hardware Management Subsystem	48
1.12.1 Hardware Monitoring and Fan Control ASIC	48
1.12.2 Thermal Monitoring	49
1.12.3 Fan Monitoring	50
1.12.4 Chassis Intrusion and Detection	50
1.13 Power Management	50
1.13.1 ACPI	50
1.13.2 Hardware Support	53
2 Technical Reference	59
2.1 Introduction	59
2.2 Memory Resources	59
2.2.1 Addressable Memory	59
2.2.2 Memory Map	61
2.3 DMA Channels	61
2.4 Fixed I/O Map	62
2.5 PCI Configuration Space Map	63
2.6 Interrupts	65
2.7 PCI Interrupt Routing Map	66
2.8 Connectors	68
2.8.1 Back Panel Connectors	69
2.8.2 Internal I/O Connectors	70
2.8.3 External I/O Connectors	79
2.9 Jumper Blocks	83
2.9.1 Front Panel Audio Connector/Jumper Block	83
2.9.2 BIOS Setup Configuration Jumper Block	84
2.10 Mechanical Considerations	85
2.10.1 D865GBF Form Factor	85
2.10.2 D865GLC Form Factor	86
2.10.3 I/O Shield	87
2.11 Electrical Considerations	88
2.11.1 DC Loading	88
2.11.2 Add-in Board Considerations	88
2.11.3 Fan Connector Current Capability	88
2.11.4 Power Supply Considerations	89
2.12 Thermal Considerations	89
2.13 Reliability	92
2.14 Environmental	92
2.15 Regulatory Compliance	93
2.15.1 Safety Regulations	93
2.15.2 EMC Regulations	93
2.15.3 European Union Declaration of Conformity Statement	94
2.15.4 Product Ecology Statements	95
2.15.5 Product Certification Markings (Board Level)	95
3 Overview of BIOS Features	97
3.1 Introduction	97
3.2 BIOS Flash Memory Organization	97
3.3 Resource Configuration	98
3.3.1 PCI Autoconfiguration	98
3.3.2 PCI IDE Support	98
3.4 System Management BIOS (SMBIOS)	99
3.5 Legacy USB Support	99
3.6 BIOS Updates	100
3.6.1 Language Support	100
3.6.2 Custom Splash Screen	101
3.7 Recovering BIOS Data	101
3.8 Boot Options	102
3.8.1 CD-ROM Boot	102
3.8.2 Network Boot	102
3.8.3 Booting Without Attached Devices	102
3.8.4 Changing the Default Boot Device During POST	102
3.9 Fast Booting Systems with Intel Rapid BIOS Boot	103
3.9.1 Peripheral Selection and Configuration	103
3.9.2 Intel® Rapid BIOS Boot	103
3.10 BIOS Security Features	104
4 BIOS Setup Program	105
4.1 Introduction	105
4.2 Maintenance Menu	106
4.3 Main Menu	107
4.4 Advanced Menu	108
4.4.1 PCI Configuration Submenu	109
4.4.2 Boot Configuration Submenu	111
4.4.3 Peripheral Configuration Submenu	112
4.4.4 Drive Configuration Submenu	114
4.4.5 Floppy Configuration Submenu	118
4.4.6 Event Log Configuration Submenu	119
4.4.7 Video Configuration Submenu	120
4.4.8 USB Configuration Submenu	121
4.4.9 Chipset Configuration Submenu	122
4.4.10 Fan Control Configuration Submenu	124
4.4.11 Hardware Monitoring	125
4.5 Security Menu	126
4.6 Power Menu	127
4.6.1 ACPI Submenu	127
4.7 Boot Menu	128
4.7.1 Boot Device Priority Submenu	129
4.7.2 Hard Disk Drives Submenu	130
4.7.3 Removable Devices Submenu	130
4.7.4 ATAPI CD-ROM Drives Submenu	131
4.8 Exit Menu	131
5 Error Messages and Beep Codes	133
5.1 BIOS Error Messages	133
5.2 Port 80h POST Codes	135
5.3 Bus Initialization Checkpoints	139
5.4 Speaker	140