Intel DH57JG Product Specification - Page 20

SATA Interfaces - driver

Get Intel DH57JG PDF manuals and user guides View all Intel DH57JG manuals
Add to My Manuals
Save this manual to your list of manuals

Page 20 highlights

Intel Desktop Board DH57JG Technical Product Specification For information about PCI Express technology Mini-ITX chassis compatibility list Refer to http://www.pcisig.com http://www.intel.com/go/ miniitx 1.8 USB The board supports up to twelve USB 2.0 ports through two EHCI host controllers on the PCH that allow the use of EHCI-compatible drivers. The port arrangement is as follows: • Six ports are implemented with stacked back panel connectors • Six front panel ports are implemented with three dual-port internal headers For information about The location of the USB connectors on the back panel The location of the front panel USB headers Refer to Figure 9, page 40 Figure 10, page 41 1.9 SATA Interfaces The board provides four internal SATA connectors (black) and one external SATA connector through the PCH, which support one device per connector. The PCH provides independent SATA ports with a theoretical maximum transfer rate of 3 Gb/s per port. A point-to-point interface is used for host to device connections, unlike Parallel ATA (PATA) IDE which supports a master/slave configuration and two devices per channel. The underlying SATA functionality is transparent to the operating system. The SATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows* XP, Windows Vista*, and Windows 7* operating systems. For more information, see: http://www.serialata.org/. For information about The location of the SATA connectors Refer to Figure 10, page 41 20

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
Intel Desktop Board DH57JG Technical Product Specification
20
For information about
Refer to
PCI Express technology
Mini-ITX chassis compatibility list
miniitx
1.8
USB
The board supports up to twelve USB 2.0 ports through two EHCI host controllers on
the PCH that allow the use of EHCI-compatible drivers.
The port arrangement is as follows:
•
Six ports are implemented with stacked back panel connectors
•
Six front panel ports are implemented with three dual-port internal headers
For information about
Refer to
The location of the USB connectors on the back panel
Figure 9, page 40
The location of the front panel USB headers
Figure 10, page 41
1.9
SATA Interfaces
The board provides four internal SATA connectors (black) and one external SATA
connector through the PCH, which support one device per connector.
The PCH provides independent SATA ports with a theoretical maximum transfer rate of
3 Gb/s per port.
A point-to-point interface is used for host to device connections,
unlike Parallel ATA (PATA) IDE which supports a master/slave configuration and two
devices per channel.
The underlying SATA functionality is transparent to the operating system.
The SATA
controller can operate in both legacy and native modes.
In legacy mode, standard IDE
I/O and IRQ resources are assigned (IRQ 14 and 15).
In Native mode, standard PCI
Conventional bus resource steering is used. Native mode is the preferred mode for
configurations using the Windows* XP, Windows Vista*, and Windows 7* operating
systems.
For more information, see:
.
For information about
Refer to
The location of the SATA connectors
Figure 10, page 41