Lenovo PC 300GL Technical Information Manual 6272, 6282 - Page 61

of 2. DMA I/O Addresses

Get Lenovo PC 300GL PDF manuals and user guides View all Lenovo PC 300GL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 61 highlights

Figure 51 (Page 2 of 2). DMA I/O Addresses Address (Hex) Description 00DC Channels 4-7, Clear Mask register (write) 00DE Channels 4-7, Write All Mask register bits 00DF Channels 5-7, 8- or 16-bit mode select Appendix B. System Address Maps Bits 00-03 00-03 00-07 Byte Pointer 3 Upper byte of memory address register. Appendix B. System Address Maps 49

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
Appendix B.
System Address Maps
Figure 51 (Page 2 of 2). DMA I/O Addresses
Address (Hex)
Description
Bits
Byte Pointer
00DC
Channels 4–7, Clear Mask register (write)
00–03
00DE
Channels 4–7, Write All Mask register bits
00–03
00DF
Channels 5–7, 8- or 16-bit mode select
00–07
3
Upper byte of memory address register.
Appendix B.
System Address Maps
49