Sony HCD-EC68P Service Manual - Page 46

Sony HCD-EC68P Manual

Get Sony HCD-EC68P PDF manuals and user guides View all Sony HCD-EC68P manuals
Add to My Manuals
Save this manual to your list of manuals

Page 46 highlights

HCD-EC68P/EC78P Pin No. Pin Name I/O Description 57 O-TU-DI O Serial data output to the FM/AM DET 58 VLCD - Terminal for doubler circuit capacitor connection to develop liquid crystal display drive voltage 59 to 62 COM0, COM1, CMO2, CMO3 O Common drive signal output to the liquid crystal display 63, 64 SEG0, SEG1 O Segment drive signal output to the liquid crystal display 65 VCC - Power supply terminal (+3.1V) 66 VSS - Ground terminal 67 to 89 SEG2 to SEG24 O Segment drive signal output to the liquid crystal display 90 VCC - Power supply terminal (+3.1V) 91 VSS - Ground terminal 92 X1 I Main system clock output terminal (6 MHz) 93 X0 O Main system clock input terminal (6 MHz) 94 to 100 SEG25 to SEG31 O Segment drive signal output to the liquid crystal display 46

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
HCD-EC68P/EC78P
46
Pin No.
Pin Name
I/O
Description
57
O-TU-DI
O
Serial data output to the FM/AM DET
58
VLCD
-
Terminal for doubler circuit capacitor connection to develop liquid crystal display drive volt-
age
59 to 62
COM0, COM1, CMO2,
CMO3
O
Common drive signal output to the liquid crystal display
63, 64
SEG0, SEG1
O
Segment drive signal output to the liquid crystal display
65
VCC
-
Power supply terminal (+3.1V)
66
VSS
-
Ground terminal
67 to 89
SEG2 to SEG24
O
Segment drive signal output to the liquid crystal display
90
VCC
-
Power supply terminal (+3.1V)
91
VSS
-
Ground terminal
92
X1
I
Main system clock output terminal (6 MHz)
93
X0
O
Main system clock input terminal (6 MHz)
94 to 100
SEG25 to SEG31
O
Segment drive signal output to the liquid crystal display