Sony MZ-R900 Service Manual - Page 37

Pin No., Pin Name, Description

Page 37 highlights

MZ-R900 Pin No. 47 48 49 50 51 52 53 54 55 56 57 58 59 60 Pin Name FE AUX1 VC ADIO ADRT AVD2 AVS2 ADRB SE TE DCHG APC DSPVDD0 DSPVSS0 61 XTSL 62 DIN1 63 DOUT 64 DAPWMLP 65 DAPWMLN 66 DAPWMRP 67 DADT 68 ADDT 69 LRCK 70 XBCK 71 FS256 72 MVCI 73 DSPVDD1 74 ADFG 75 F0CNT 76 DIFVDD0 77 DIFVSS0 78 APCREF 79 LDDR 80 TRDR 81 TFDR 82 FFDR 83 FRDR 84 MCUVDD1 85 FGIN 86 FS4 87 SPRD/SPDU/ RTG0 88 SPFD/SPVS/ PWM3 89 SPDV/RTG1 90 SPDW/RTG2 I/O Description I Focus error signal input from RF amp (IC501) I Support signal (I3 signal/temperature signal) input terminal (A/D input) I Middle point voltage (+1.2V) input terminal O Monitor output of A/D converter input signal Not used (open) I A/D converter the upper limit voltage input (fixed at "H" in this set) - Power supply terminal (for the analog) (+2.4V) - Ground terminal (for the analog) I A/D converter the lower limit voltage input (fixed at "L" in this set) I Sled error signal input terminal Not used ( fixed at "L") I Tracking error signal input from RF amp (IC501) - Connecting analog power supply of the low impedance (fixed at "H" in this set) I Error signal input for the laser automatic power control Not used (fixed at "H") - Power supply terminal (for DSP block) (+1.5V) - Ground terminal (for DSP block) I Input terminal for the frequency set up of the system clock "L": 45.1584MHz, "H": 22.5792MHz (fixed at "L" in this set) I Input terminal of the record system digital audio signal O Output terminal of the playback system digital audio signal Not used (open) O D/A converter PWM output (L-CH right phase) Not used (open) O D/A converter PWM output (L-CH reverse phase) Not used (open) O D/A converter PWM output (R-CH right phase) Not used (open) O Audio data output to the external A/D, D/A converter (IC301) I Data signal input from the external A/D, D/A converter (IC301) O L/R sampling block signal (44.1KHz) output to the external A/D, D/A converter (IC301) O Bit clock signal (2.8224MHz) output to the external A/D, D/A converter (IC301) O 11.2896MHz clock signal output to the external A/D, D/A converter (IC301) I Vibrate input for the digital in PLL from the external VCO Not used (fixed at "L") - Power supply terminal (for DSP block) (+1.5V) I ADIP duplex FM signal (20.05±1KHz) input from RF amp (IC501) O Filter cut off control signal output Not used - Power supply terminal (for DSP I/F) (+2.3V) - Ground terminal (for DSP I/F) O Control signal output to the reference voltage generation circuit for the laser automatic power control O PWM signal output for the laser automatic power control Not used (open) O Tracking servo drive PWM signal output (-) to the motor driver (IC551) O Tracking servo drive PWM signal output (+) to the motor driver (IC551) O Focus servo drive PWM signal output (+) to the motor driver (IC551) O Focus servo drive PWM signal output (-) to the motor driver (IC551) - Power supply terminal (for the microcomputer block) (+1.5V) I FG signal input terminal for the spindle servo Not used (open) O 176.4MHz clock signal output to the power control (IC601, IC901) O Spindle servo drive PWM signal output terminal (-) to the motor driver (IC551) O Spindle servo drive PWM signal output (+) O Spindle motor drive control signal output (V)/RTG output 1 to the motor driver (IC551) O Spindle motor drive control signal output (W)/RTG output 2 to the motor driver (IC551) 35

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50

35
MZ-R900
Pin No.
Pin Name
I/O
Description
47
FE
I
Focus error signal input from RF amp (IC501)
48
AUX1
I
Support signal (I
3
signal/temperature signal) input terminal (A/D input)
49
VC
I
Middle point voltage (+1.2V) input terminal
50
ADIO
O
Monitor output of A/D converter input signal
Not used (open)
51
ADRT
I
A/D converter the upper limit voltage input (fixed at
“H” in this set)
52
AVD2
Power supply terminal (for the analog) (+2.4V)
53
AVS2
Ground terminal (for the analog)
54
ADRB
I
A/D converter the lower limit voltage input (fixed at
“L” in this set)
55
SE
I
Sled error signal input terminal
Not used ( fixed at “L”)
56
TE
I
Tracking error signal input from RF amp (IC501)
57
DCHG
Connecting analog power supply of the low impedance (fixed at
“H” in this set)
58
APC
I
Error signal input for the laser automatic power control
Not used (fixed at “H”)
59
DSPVDD0
Power supply terminal (for DSP block) (+1.5V)
60
DSPVSS0
Ground terminal (for DSP block)
61
XTSL
I
Input terminal for the frequency set up of the system clock
“L”: 45.1584MHz,
“H”: 22.5792MHz (fixed at “L” in this set)
62
DIN1
I
Input terminal of the record system digital audio signal
63
DOUT
O
Output terminal of the playback system digital audio signal
Not used (open)
64
DAPWMLP
O
D/A converter PWM output (L-CH right phase)
Not used (open)
65
DAPWMLN
O
D/A converter PWM output (L-CH reverse phase)
Not used (open)
66
DAPWMRP
O
D/A converter PWM output (R-CH right phase)
Not used (open)
67
DADT
O
Audio data output to the external A/D, D/A converter (IC301)
68
ADDT
I
Data signal input from the external A/D, D/A converter (IC301)
69
LRCK
O
L/R sampling block signal (44.1KHz) output to the external A/D, D/A converter (IC301)
70
XBCK
O
Bit clock signal (2.8224MHz) output to the external A/D, D/A converter (IC301)
71
FS256
O
11.2896MHz clock signal output to the external A/D, D/A converter (IC301)
72
MVCI
I
Vibrate input for the digital in PLL from the external VCO
Not used (fixed at “L”)
73
DSPVDD1
Power supply terminal (for DSP block) (+1.5V)
74
ADFG
I
ADIP duplex FM signal (20.05
±
1KHz) input from RF amp (IC501)
75
F0CNT
O
Filter cut off control signal output
Not used
76
DIFVDD0
Power supply terminal (for DSP I/F) (+2.3V)
77
DIFVSS0
Ground terminal (for DSP I/F)
78
APCREF
O
Control signal output to the reference voltage generation circuit for the laser automatic power
control
79
LDDR
O
PWM signal output for the laser automatic power control
Not used (open)
80
TRDR
O
Tracking servo drive PWM signal output (–) to the motor driver (IC551)
81
TFDR
O
Tracking servo drive PWM signal output (+) to the motor driver (IC551)
82
FFDR
O
Focus servo drive PWM signal output (+) to the motor driver (IC551)
83
FRDR
O
Focus servo drive PWM signal output (–) to the motor driver (IC551)
84
MCUVDD1
Power supply terminal (for the microcomputer block) (+1.5V)
85
FGIN
I
FG signal input terminal for the spindle servo
Not used (open)
86
FS4
O
176.4MHz clock signal output to the power control (IC601, IC901)
87
SPRD/SPDU/
RTG0
O
Spindle servo drive PWM signal output terminal (–) to the motor driver (IC551)
88
SPFD/SPVS/
PWM3
O
Spindle servo drive PWM signal output (+)
89
SPDV/RTG1
O
Spindle motor drive control signal output (V)/RTG output 1 to the motor driver (IC551)
90
SPDW/RTG2
O
Spindle motor drive control signal output (W)/RTG output 2 to the motor driver (IC551)