IBM DBCA-204860 Hard Drive Specifications - Page 150

PIO Flow Control Transfer Mode x

Page 150 highlights

AAH Enable read look-ahead feature BBH 4 bytes of ECC apply on Read Long/Write Long commands CCH Enable reverting to power on defaults Warning 1. Hard reset or power off must not be done in 5 seconds after write command completion when write cache is enabled. Note 1. When Feature register is 03h ( = S e t Transfer mode), the Sector Count Register specifies the transfer mechanism. The upper 5 bits define the type of transfer and the low order 3 bits encode the mode value. PIO Default Transfer Mode PIO Default Transfer Mode,Disable IORDY PIO Flow Control Transfer Mode x Single word DMA mode x Multiword DMA mode x Ultra DMA mode x 00000 000 00000 001 00001 nnn (nnn=000,001,010,011,100) 00010 nnn (nnn=000,001,010) 00100 nnn (nnn=000,001,010) 01000 nnn (nnn=000,001,010) Note 2. When Feature register is 05h (=Enable Advanced Power Management), the Sector Count Register specifies the Advanced Power Management level. C0h - FEh ... The deepest Power Saving mode is Active Idle 80h - BFh ... The deepest Power Saving mode is Low power Idle 01h - 7Fh ... The deepest Power Saving mode is Standby 00h, FFh ...Aborted When Feature register is 85h (=Disable Advanced Power Management), the deepest Power Saving mode becomes Active Idle. Note 3. If the number of auto reassigned sectors reaches the device's reassignment capacity, the write cache function will be automatically disabled. Although the device still accepts the Set Features command (with Feature register = 02h) without error, the write cache function will remain disabled. For current write cache function status, please refer to the Identify Device Information(129word) by Identify Device command. Note 4. After power on reset or hard reset, the device is set to the following features as default. Write cache ECC bytes Read look-ahead Reverting to power on defaults Address Offset mode : Enable : 4 bytes : Enable : Disable : Disable 142 OEM Specifications of DBCA-2xxxxx 2.5 inch H D D

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

AAH
Enable read look-ahead feature
BBH
4 bytes of ECC apply on Read Long/Write Long commands
CCH
Enable reverting to power on defaults
Warning 1. Hard reset or power off must not be done in 5 seconds after write
command completion when write cache is enabled.
Note 1.
When Feature register is 03h (=Set Transfer mode), the Sector Count Register specifies the transfer mech-
anism. The upper 5 bits define the type of transfer and the low order 3 bits encode the mode value.
PIO Default Transfer Mode
00000 000
PIO Default Transfer Mode,Disable IORDY
00000 001
PIO Flow Control Transfer Mode x
00001 nnn (nnn=000,001,010,011,100)
Single word DMA mode x
00010 nnn (nnn=000,001,010)
Multiword DMA mode x
00100 nnn (nnn=000,001,010)
Ultra DMA mode x
01000 nnn (nnn=000,001,010)
Note 2.
When Feature register is 05h (=Enable Advanced Power Management), the Sector Count Register specifies
the Advanced Power Management level.
C0h - FEh ... The deepest Power Saving mode is Active Idle
80h - BFh ... The deepest Power Saving mode is Low power Idle
01h - 7Fh ... The deepest Power Saving mode is Standby
00h, FFh ...Aborted
When Feature register is 85h (=Disable Advanced Power Management), the deepest Power Saving mode
becomes Active Idle.
Note 3.
If the number of auto reassigned sectors reaches the device's reassignment capacity, the write cache function
will be automatically disabled.
Although the device still accepts the Set Features command (with Feature
register =
02h) without error, the write cache function will remain disabled.
For current write cache func-
tion status, please refer to the Identify Device Information(129word) by Identify Device command.
Note 4.
After power on reset or hard reset, the device is set to the following features as default.
Write cache
: Enable
ECC bytes
: 4 bytes
Read look-ahead
: Enable
Reverting to power on defaults
: Disable
Address Offset mode
: Disable
142
OEM Specifications of DBCA-2xxxxx 2.5 inch HDD