Sharp CD-ES9 Service Manual - Page 80

Sharp CD-ES9 Manual

Page 80 highlights

CSMECeDaHrvr-kEAiceSetP9M0T0aE/nCuRDal-E8S. 9O9 THER CD-ES900/CD-ES99 [1] Function table of IC IC1 VHiLC78648E-1: CD Digital Signal Processor (LC78648E) (1/2) Pin No. 1 2 3 4 5 6 7 8 9 10 11 12* 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29* Terminal Name AVDD1 SLCO EFMIN RF LPF JITTC AIN CIN BIN DIN FEC PHLPF/RFMON VREF EIN FIN TEC TE TEIN LDD LDS FDO TDO SLDO SPDO AVSS2 AVDD2 DVDD DVSS VPB 30 DEFECT 31* FSEQ 32* EFLG 33* FSX 34 CONT1 35 CONT2 36 CONT3 37* MONI1 38* MONI2 39* DOUT 40 TEST 41 LVDD 42 LCHO 43 LRVSS Input/Output Output Output Input Output Output Input Input Input Input Input Output Output Output Input Input Output Output Input Output Input Output Output Output Output - Input Input - Output Output Output Output Output Input/Output Input/Output Input/Output Input/Output Output Output Input Input Output - Setting in Reset ZHI AVDD1/2 - - - - - ADAVDD/2 ADAVDD/2 ADAVDD/2 ADAVDD/2 - - - - H L L L L Input Input Input Input L L L - LVDD/2 - Function Analog power supply pin 1. slice level Slice level Control output pin. control. RF signal input pin. RF signal Output pin. RF signal DC level detection LPF capacitor connection pin. Jitter detection capacitor connection pin. A signal input pin. C signal input pin. B signal input pin. D signal input pin. FE signal LPF capacitor connection pin. Reference supply setting terminal. VREF voltage output pin. E signal input pin. F signal input pin. TE signal LPF capacitor connection pin. TE signal output pin. TES signal generation TE signal input pin Laser power control signal output pin. Laser power control signal input pin. Focus control output pin. D/A output. Tracking control output pin. D/A output. Thread control output pin. D/A output. Spindle control output pin. D/A output. Analog GND pin 2. Must always be connected to 0 V. Analog power supply pin 2. Digital power supply pin. Digital GND pin 2. Must always be connected to 0 V. Rough servo/phase control automatic switching monitor output pin."H" for rough servo and "L" for phase servo. Defect signal output pin. Synchronization signal detection output pin. Outputs a high level when the Synchronization signal detection from the EFM sig- nal and the internally generated Synchronization signal agree. C1, C2 error correction monitor pin 7.35 kHz Synchronization signal output pin. CLV playback mode. General pur- Controlled by command from the microprocessor. Any of these pose I/O pin 1. that are unused must be either set up as input pin ports and General pur- connected to 0 V, or set up as output pin ports and left open. pose I/O pin 2. General pur- pose I/O pin 3. External de-emphasis setting pin, INternal signal monitor pin 1. Controlled by microprocessor. Internal signal monitor pin 2. Digital OUT output Pin. (EIAJ format) Test input pin. Must always be connected to 0 V. Left channel L channel Power supply pin. D/A converter L channel output supply pin. LR channel GND pin. Must always be connected to 0 V. In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside. 8 - 1

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100

CD-ES900/CD-ES99
8 – 1
CD-ES900/CD-ES99
CD-ES900/CD-ES99
Service Manual
CD-ES900/CD-ES99
Market
E
CHAPTER 8.
OTHER
[1] Function table of IC
IC1 VHiLC78648E-1: CD Digital Signal Processor (LC78648E) (1/2)
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
Pin No.
Terminal Name
Input/Output
Setting in Reset
Function
1
AVDD1
Output
Analog power supply pin 1.
2
SLCO
Output
slice level
control.
Slice level Control output pin.
3
EFMIN
Input
RF signal input pin.
4
RF
Output
RF signal Output pin.
5
LPF
Output
RF signal DC level detection LPF capacitor connection pin.
6
JITTC
Input
Jitter detection capacitor connection pin.
7
AIN
Input
A signal input pin.
8
CIN
Input
C signal input pin.
9
BIN
Input
B signal input pin.
10
DIN
Input
D signal input pin.
11
FEC
Output
FE signal LPF capacitor connection pin.
12*
PHLPF/RFMON
Output
ZHI
Reference supply setting terminal.
13
VREF
Output
AVDD1/2
VREF voltage output pin.
14
EIN
Input
E signal input pin.
15
FIN
Input
F signal input pin.
16
TEC
Output
TE signal LPF capacitor connection pin.
17
TE
Output
TE signal output pin.
18
TEIN
Input
TES signal generation TE signal input pin
19
LDD
Output
Laser power control signal output pin.
20
LDS
Input
Laser power control signal input pin.
21
FDO
Output
ADAVDD/2
Focus control output pin. D/A output.
22
TDO
Output
ADAVDD/2
Tracking control output pin. D/A output.
23
SLDO
Output
ADAVDD/2
Thread control output pin. D/A output.
24
SPDO
Output
ADAVDD/2
Spindle control output pin. D/A output.
25
AVSS2
Analog GND pin 2. Must always be connected to 0 V.
26
AVDD2
Input
Analog power supply pin 2.
27
DVDD
Input
Digital power supply pin.
28
DVSS
Digital GND pin 2. Must always be connected to 0 V.
29*
VPB
Output
H
Rough servo/phase control automatic switching monitor output pin.“H” for rough
servo and “L” for phase servo.
30
DEFECT
Output
L
Defect signal output pin.
31*
FSEQ
Output
L
Synchronization signal detection output pin.
Outputs a high level when the Synchronization signal detection from the EFM sig-
nal and the internally generated Synchronization signal agree.
32*
EFLG
Output
L
C1, C2 error correction monitor pin
33*
FSX
Output
L
7.35 kHz Synchronization signal output pin.
CLV playback mode.
34
CONT1
Input/Output
Input
General pur-
pose I/O pin 1.
Controlled by command from the microprocessor. Any of these
that are unused must be either set up as input pin ports and
connected to 0 V, or set up as output pin ports and left open.
35
CONT2
Input/Output
Input
General pur-
pose I/O pin 2.
36
CONT3
Input/Output
Input
General pur-
pose I/O pin 3.
37*
MONI1
Input/Output
Input
External de-emphasis setting pin, INternal signal monitor pin 1.
Controlled by microprocessor.
38*
MONI2
Output
L
Internal signal monitor pin 2.
39*
DOUT
Output
L
Digital OUT output Pin. (EIAJ format)
40
TEST
Input
L
Test input pin. Must always be connected to 0 V.
41
LVDD
Input
Left channel
D/A converter
L channel Power supply pin.
42
LCHO
Output
LVDD/2
L channel output supply pin.
43
LRVSS
LR channel GND pin. Must always be connected to 0 V.