Sony DVPNS61 Service Manual - Page 66

Pin No., Pin name, Function

Get Sony DVPNS61 PDF manuals and user guides View all Sony DVPNS61 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 66 highlights

DVP-NS36/NS37/NS45P/NS55P/NS61P/NS63P Pin No. 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 Pin name MSW CKSW OCSW EEWP DVDD18 HA2 HA3 HA4 HA5 HA6 HA7 HA8 HA18 HA19 DVSS APLLCAP APLLVSS APLLVDD3 xWR HA16 HA15 HA14 HA13 HA12 HA11 DVDD3 HA10 HA9 HA20 xROMCS HA1 xRD DVDD3 HD0 HD1 HD2 HD3 DVSS HD4 HD5 HD6 HA21 ALE HD7 HA17 HA0 DVSS UWR URD DVDD18 IFSDO IFCK Type Analog Output Analog Input Input Output Power Output PU Output PU Output PU Output PU Output PU Output PU Output PU Output SMT Output SMT Ground Analog Input Ground Power Output SMT Output Output PU Output PU Output PU Output PU Output PU Power Output PU Output PU Output SMT Output PU, SMT Output PU Output SMT Power Output Output Output Output Ground Output Output Output Output SMT Output PU,SMT Output Output Output PU Ground Output PU,SMT Output PU,SMT Power Output PU,SMT Default High Output PU,SMT Default High Output PU,SMT Function Laser Mode SW (H:DVD, L:CD) Disc chucking SW sensor Servo GPIO 1 EEPROM write Protect Control (L:write allowed) 1.8V power pin for internal digital circuitry Host address bit2 Host address bit3 Host address bit4 Host address bit5 Host address bit6 Host address bit7 Host address bit8 Host address bit18 Host address bit19 Ground pin for internal digital circuitry APLL External Capacitance connection Ground pin for audio clock circuitry 3.3V power for audio clock circuitry Write enable, active Low Host address bit16 Host address bit15 Host address bit14 Host address bit13 Host address bit12 Host address bit11 3.3V power pin for internal digital circuitry Host address bit10 Host address bit9 Host address bit20 Chip select, active Low Host address bit1 Read enable, active Low 3.3V power pin for internal digital circuitry Host data bit0 Host data bit1 Host data bit2 Host data bit3 Ground pin for internal digital circuitry Host data bit4 Host data bit5 Host data bit6 Host data bit21 Address latch enable Host data bit7 Host address bit17 Host address bit0 Ground pin for internal digital circuitry 8032 write strobe 8032 read strobe 1.8V power pin for internal digital circuitry Ext. CPU Serial data output (H/W method) Ext. CPU Serial clock (H/W method) 5-2

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
DVP-NS36/NS37/NS45P/NS55P/NS61P/NS63P
5-2
Pin No.
Pin name
Type
Function
48
MSW
Analog Output
Laser Mode SW (H:DVD, L:CD)
49
CKSW
Analog Input
Disc chucking SW sensor
50
OCSW
Input
Servo GPIO 1
51
EEWP
Output
EEPROM write Protect Control (L:write allowed)
52
DVDD18
Power
1.8V power pin for internal digital circuitry
53
HA2
Output PU
Host address bit2
54
HA3
Output PU
Host address bit3
55
HA4
Output PU
Host address bit4
56
HA5
Output PU
Host address bit5
57
HA6
Output PU
Host address bit6
58
HA7
Output PU
Host address bit7
59
HA8
Output PU
Host address bit8
60
HA18
Output SMT
Host address bit18
61
HA19
Output SMT
Host address bit19
62
DVSS
Ground
Ground pin for internal digital circuitry
63
APLLCAP
Analog Input
APLL External Capacitance connection
64
APLLVSS
Ground
Ground pin for audio clock circuitry
65
APLLVDD3
Power
3.3V power for audio clock circuitry
66
xWR
Output SMT
Write enable, active Low
67
HA16
Output
Host address bit16
68
HA15
Output PU
Host address bit15
69
HA14
Output PU
Host address bit14
70
HA13
Output PU
Host address bit13
71
HA12
Output PU
Host address bit12
72
HA11
Output PU
Host address bit11
73
DVDD3
Power
3.3V power pin for internal digital circuitry
74
HA10
Output PU
Host address bit10
75
HA9
Output PU
Host address bit9
76
HA20
Output SMT
Host address bit20
77
xROMCS
Output PU, SMT
Chip select, active Low
78
HA1
Output PU
Host address bit1
79
xRD
Output SMT
Read enable, active Low
80
DVDD3
Power
3.3V power pin for internal digital circuitry
81
HD0
Output
Host data bit0
82
HD1
Output
Host data bit1
83
HD2
Output
Host data bit2
84
HD3
Output
Host data bit3
85
DVSS
Ground
Ground pin for internal digital circuitry
86
HD4
Output
Host data bit4
87
HD5
Output
Host data bit5
88
HD6
Output
Host data bit6
89
HA21
Output SMT
Host data bit21
90
ALE
Output PU,SMT
Address latch enable
91
HD7
Output
Host data bit7
92
HA17
Output
Host address bit17
93
HA0
Output PU
Host address bit0
94
DVSS
Ground
Ground pin for internal digital circuitry
95
UWR
Output PU,SMT
8032 write strobe
96
URD
Output PU,SMT
8032 read strobe
97
DVDD18
Power
1.8V power pin for internal digital circuitry
Output PU,SMT
98
IFSDO
Default High
Ext. CPU Serial data output (H/W method)
Output PU,SMT
99
IFCK
Default High
Ext. CPU Serial clock (H/W method)
Output PU,SMT