Asus COMMANDO Commando User's Manual for English Edtion - Page 87

ASUS C.G.I. [Auto], Static Read Control [Auto]

Page 87 highlights

SB Chipset Voltage [Auto] Allows you to select the SB chipset voltage. Configuration options: [Auto] [1.050V] [1.075V] [1.100V] [1.125V] [1.150V] [1.175V] [1.200V] [1.225V] 4.4.2 ASUS C.G.I. [Auto] Allows you to set ASUS C.G.I. Configuration options: [Auto] [Enabled] [Disabled] 4.4.3 Static Read Control [Auto] Allows you to set Static Read Control Configuration options: [Disabled] [Auto] [Fast] [Faster] 4.4.4 Configure DRAM Timing by SPD [Enabled] When this item is enabled, the DRAM timing parameters are set according to the DRAM SPD (Serial Presence Detect). When disabled, you can manually set the DRAM timing parameters through the DRAM sub-items. The following sub-items appear when this item is set to [Disabled]. Configuration options: [Enabled] [Disabled] DRAM CAS# Latency [5] Controls the latency between the SDRAM read command and the time the data actually becomes available. Configuration options: [3] [4] [5] [6] DRAM RAS# to CAS# Delay [6 DRAM Clocks] Controls the latency between the DDR SDRAM active command and the read/write command. Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks] DRAM RAS# Precharge [6DRAM Clocks] Controls the idle clocks after issuing a precharge command to the DDR SDRAM. Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks] DRAM RAS# Activate to Precharge Delay [15 DRAM Clocks] Configuration options: [4 DRAM Clocks]~[18 DRAM Clocks] DRAM Write Recovery Time [6 DRAM Clocks] Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks] DRAM TRFC [42 DRAM Clocks] Configuration options: [20 DRAM Clocks] [25 DRAM Clocks] [30 DRAM Clocks] [35 DRAM Clocks] [42 DRAM Clocks] ASUS Commando 4-19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154

ASUS Commando
4-±9
SB Chipset Voltage [Auto]
Allows you to select the SB chipset voltage.
Configuration options: [Auto] [1.050V] [1.075V] [1.100V] [1.125V] [1.150V] [1.175V]
[1.200V] [1.225V]
4.4.2
ASUS C.G.I. [Auto]
Allows you to set ASUS C.G.I. Configuration options: [Auto] [Enabled] [Disabled]
4.4.3
Static Read Control [Auto]
Allows you to set Static Read Control Configuration options:
[Disabled] [Auto]
[Fast] [Faster]
4.4.4
Configure DRAM Timing by SPD [Enabled]
When this item is enabled, the DRAM timing parameters are set according to the
DRAM SPD (Serial Presence Detect). When disabled, you can manually set the
DRAM timing parameters through the DRAM sub-items. The following sub-items
appear when this item is set to [Disabled].
Configuration options: [Enabled] [Disabled]
DRAM CAS# Latency [5]
Controls the latency between the SDRAM read command and the time the data
actually becomes available. Configuration options: [3] [4] [5] [6]
DRAM RAS# to CAS# Delay [6 DRAM Clocks]
Controls the latency between the DDR SDRAM active command and the read/write
command. Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks]
DRAM RAS# Precharge [6DRAM Clocks]
Controls the idle clocks after issuing a precharge command to the DDR SDRAM.
Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks]
DRAM RAS# Activate to Precharge Delay [15 DRAM Clocks]
Configuration options: [4 DRAM Clocks]~[18 DRAM Clocks]
DRAM Write Recovery Time [6 DRAM Clocks]
Configuration options: [2 DRAM Clocks]~[6 DRAM Clocks]
DRAM TRFC [42 DRAM Clocks]
Configuration options: [20 DRAM Clocks] [25 DRAM Clocks] [30 DRAM Clocks]
[35 DRAM Clocks] [42 DRAM Clocks]