Asus P8B-X User Guide - Page 76

North Bridge, South Bridge - vt d

Page 76 highlights

4.5.5 North Bridge The North Bridge is built in the CPU. Aptio Setup Utility - Copyright (C) 2010 American Megatrends, Inc. Advanced Memory Information TOTAL Memory DIMM_A0 DIMM_A1 DIMM_B0 DIMM_B1 Low MMIO Align DMI Gen2 VT-d Initate Graphic Adapter 1024 MB 0 MB (DDR3 1333) 1024 MB (DDR3 1333) 0 MB (DDR3 1333) 0 MB (DDR3 1333) [64M] [Enabled] [Disabled] [PEG/PCI] Low MMIO resources align at 64MB/1024MB Low MMIO Align [64M] Allows you to select the options for the Low MMIO Align. Configuration options: [64M] [1024M] DMI Gen2 [Enabled] Allows you to enable or disable the DMI Gen2. Configuration options: [Disabled] [Enabled] VT-d [Disabled] Allows you to enable or disable the VT-d. Configuration options: [Disabled] [Enabled] Initiate Graphic Adapter [PEG/PCI] Allows you to decide which graphics controller to use as the primary boot device. Configuration options: [PCI/PEG] [PEG/PCI] 4.5.6 South Bridge Aptio Setup Utility - Copyright (C) 2010 American Megatrends, Inc. Advanced SB Chipset Configuration High Precision Event Timer Configuration High Precision Timer [Enabled] Enabled/disabled the High Precision Event Timer. High Precision Timer [Enabled] Allows you to enable or disable the High Precision Event Timer. Configuration options: [Enabled] [Disabled] 4-18 Chapter 4: BIOS setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128

4-18
Chapter 4: BIOS setup
4.5.5
North Bridge
The North Bridge is built in the CPU.
Aptio Setup Utility - Copyright (C) 2010 American Megatrends, Inc.
Advanced
Low MMIO resources align at
64MB/1024MB
Memory Information
TOTAL Memory
1024 MB
DIMM_A0
0 MB (DDR3 1333)
DIMM_A1
1024 MB (DDR3 1333)
DIMM_B0
0 MB (DDR3 1333)
DIMM_B1
0 MB (DDR3 1333)
Low MMIO Align
[64M]
DMI Gen2
[Enabled]
VT-d
[Disabled]
Initate Graphic Adapter
[PEG/PCI]
Low MMIO Align [64M]
Allows you to select the options for the Low MMIO Align.
Configuration options: [64M] [1024M]
DMI Gen2 [Enabled]
Allows you to enable or disable the DMI Gen2.
Configuration options: [Disabled] [Enabled]
VT-d [Disabled]
Allows you to enable or disable the VT-d.
Configuration options: [Disabled] [Enabled]
Initiate Graphic Adapter [PEG/PCI]
Allows you to decide which graphics controller to use as the primary boot device.
Configuration options: [PCI/PEG] [PEG/PCI]
4.5.6
South Bridge
Aptio Setup Utility - Copyright (C) 2010 American Megatrends, Inc.
Advanced
Enabled/disabled the High
Precision Event Timer.
SB Chipset Configuration
High Precision Event Timer Configuration
High Precision Timer
[Enabled]
High Precision Timer [Enabled]
Allows you to enable or disable the High Precision Event Timer.
Configuration options: [Enabled] [Disabled]