Asus TS500-E5 PA4 User Guide - Page 30

Memory mirroring and sparing technology

Page 30 highlights

2.3.3 Memory mirroring and sparing technology The Intel® 5100MCH chipset supports the memory sparing technology. Refer to the below section: Memory Sparing At configuration time, a DIMM rank is set aside to replace a defective DIMM rank. When the error rate for a failing DIMM rank reaches a pre-determined threshold, the memory sparing function will issue an interrupt and initiate a spare copy. At the completion of the copy, the failing DIMM rank is disabled and the "spared" DIMM rank will be used in its place. Refer to section 5.4.3 Chipset and configure the options of Channel Rank Sparing or Channel 1 Rank Sparing to enable the memory sparing functions. The default BIOS setting is disabled. • Each channel contains its own sparing engine and can be enabled or disabled separately. • This motherboard does not support rank sparing across channels. • The DIMM rank with the largest size will be assigned as spare rank. Data can only be copied from a smaller sized rank to a larger sized one. • A DIMM can contain only one or two ranks. To support sparing function, a DIMM channel should contain at least two ranks. • When sparing function is enabled, the usable memory size will reduce the size of the spare ranks. The following tables show memory configurations with Memory Sparing function in Channel A/B. One DIMM per channel (two ranks) Sparing Memory space Total Memory Channel B DIMM_B1 (1024MB*2 Ranks) Rank 0 Rank 1 (1024 MB) (1024 MB) Channel A DIMM_A1 (1024MB*2 Ranks) Rank 0 Rank 1 (1024 MB) (1024 MB) 1024 MB 1024 MB 2048 MB 2-10 Chapter 2: Hardware setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164

Chapter 2:
Hardware setup
2-10
2.3.3
Memory mirroring and sparing technology
The Intel
®
5100MCH chipset supports the memory sparing technology. Refer to the
below section:
Memory Sparing
At configuration time, a DIMM rank is set aside to replace a defective DIMM rank.
When the error rate for a failing DIMM rank reaches a pre-determined threshold,
the memory sparing function will issue an interrupt and initiate a spare copy. At the
completion of the copy, the failing DIMM rank is disabled and the “spared” DIMM rank
will be used in its place. Refer to section
5.4.3 Chipset
and configure the options of
Channel Rank Sparing
or
Channel 1 Rank Sparing
to enable the memory sparing
functions. The default BIOS setting is disabled.
Each channel contains its own sparing engine and can be enabled or
disabled separately.
This motherboard does not support rank sparing across channels.
The DIMM rank with the largest size will be assigned as spare rank. Data
can only be copied from a smaller sized rank to a larger sized one.
A DIMM can contain only one or two ranks. To support sparing function, a
DIMM channel should contain at least two ranks.
When sparing function is enabled, the usable memory size will reduce the
size of the spare ranks.
The following tables show memory configurations with Memory Sparing function in
Channel A/B.
One DIMM per channel (two ranks)
Channel B
Channel A
DIMM_B1
(1024MB*2 Ranks)
DIMM_A1
(1024MB*2 Ranks)
Rank 0
(1024 MB)
Rank 1
(1024 MB)
Rank 0
(1024 MB)
Rank 1
(1024 MB)
Sparing
Memory space
1024 MB
1024 MB
Total Memory
2048 MB