Asus TS500-E5 PA4 User Guide - Page 89
CPU Configuration
View all Asus TS500-E5 PA4 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 89 highlights
5.4.2 CPU Configuration The items in this menu show the CPU-related information that the BIOS automatically detects. Some items may not appear if you CPU does not support the related functions. Advanced BIOS SETUP UTILITY Configure advanced CPU settings Module Version:3F.06 Manufacturer:Intel Brand String:Intel(R) Xeon(R) CPU Frequency :2.66GHz FSB Speed :1333 MHz Cache L1 :64 KB Cache L2 :4096 KB Ratio Status:Unlocked (Min:06, Max:08) Ratio Actual Value: 8 5150 Ratio CMOS Setting C1E Support Hardware Prefetcher Adjacent Cache Line Prefetch Max CPUID Value Limit Intel(R) Virtualization Tech Execute-Disable Bit Capability Core Multi-Processing [7] [Enabled] [Enabled] [Enabled] [Disabled] [Enabled] [Enabled] [Enabled] Sets the ratio between CPU Core Clock and the FSB Frequency. Note:If an invalid ratio is set in CMOS then actual and setpoint values may differ. +F1 F10 ESC Select Screen Select Item Change Option General Help Save and Exit Exit v02.61 (C)Copyright 1985-2008, American Megatrends, Inc. Scroll down for more items. Intel(R) SpeedStep(tm) tech. [Enabled] v02.61 (C)Copyright 1985-2008, American Megatrends, Inc. Ratio CMOS Setting [7] Whether this item is configurable depends on your CPU type. The valid value ranges differently according to your CPU type. If this item is configurable, enter the value using the numeric keypad. This item is available only when Intel SpeedStep technology is disabled. C1E Support [Enabled] Allows you to enable or disable C1E support. Configuration options: [Disabled] [Enabled] Hardware Prefetcher [Enabled] Enable this item to use the Hardware Prefetcher Disable Feature. Configuration options: [Disabled] [Enabled] *Adjacent Cache Line Prefetch [Enabled] Enable this item to use the Adjacent Cache Line Prefetch Disable Feature. Configuration options: [Disabled] [Enabled] ASUS TS500-E5 5-17