Gigabyte C7V7-CSI Manual - Page 27

BIOS Setup

Page 27 highlights

English 2-3 Advanced Chipset Features DRAM Clock/Drive Control AGP & P2P Bridge Control CPU & PCI Bus Control Memory Hole System BIOS Cacheable Video RAM Cacheable Init Display First Phoenix- AwardBIOS CMOS Setup Utility Advanced Chipset Features [Press Enter] [Press Enter] [Press Enter] [Disabled] [Enabled] [Disabled] [PCI Slot] Item Help Menu Level Select Hard Disk Boot Device Priority : Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults DRAM Clock/Drive Control Current FSB Frequency Current DRAM Frequency DRAM Clock DRAM Timing x SDRAM CAS Latency x Bank lnterleave x Precharge to Active (Trp) x Active to Precharge (Tras) x Active to CMD (Trcd) x REP to ACT / REF (Trfc) x ACT(0) to ACT(1) (TRRD) Read to Precharge (Trtp) Write to Read CMD (Twtr) Write Recovery Time (Twr) DRAM Command Rate RDSAIT mode x RDSAIT selection Phoenix- AwardBIOS CMOS Setup Utility DRAM Clock/Drive Control 100MHz 266MHz [By SPD] [Auto By SPD] [DDR/DDR 2.5 / 4] Disabled 4T 07T 4T 21T 3T [2T] [1T/2T] [4T] [2T Command] [Auto] 03 Item Help Menu Level : Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults - 27 - BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48

BIOS Setup
- 27 -
English
2-3
Advanced Chipset Features
DRAM Clock/Drive Control
Phoenix- AwardBIOS CMOS Setup Utility
DRAM Clock/Drive Control
Current FSB Frequency
100MHz
Current DRAM Frequency
266MHz
DRAM Clock
[By SPD]
DRAM Timing
[Auto By SPD]
x
SDRAM CAS Latency
[DDR/DDR 2.5 / 4]
x
Bank lnterleave
Disabled
x
Precharge to Active (Trp)
4T
x
Active to Precharge (Tras)
07T
x
Active to CMD (Trcd)
4T
x
REP to ACT / REF (Trfc)
21T
x
ACT(0) to ACT(1) (TRRD)
3T
Read to Precharge (Trtp)
[2T]
Write to Read CMD (Twtr)
[1T/2T]
Write Recovery Time (Twr)
[4T]
DRAM Command Rate
[2T Command]
RDSAIT mode
[Auto]
x
RDSAIT selection
03
KLJI
: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level
`
Phoenix- AwardBIOS CMOS Setup Utility
Advanced Chipset Features
`
DRAM Clock/Drive Control
[Press Enter]
`
AGP & P2P Bridge Control
[Press Enter]
`
CPU & PCI Bus Control
[Press Enter]
Memory Hole
[Disabled]
System BIOS Cacheable
[Enabled]
Video RAM Cacheable
[Disabled]
Init Display First
[PCI Slot]
KLJI
: Move
Enter: Select
+/-/PU/PD: Value
F10: Save
ESC: Exit
F1: General Help
F5: Previous Values
F6: Fail-Safe Defaults
F7: Optimized Defaults
Item Help
Menu Level
`
Select Hard Disk Boot
Device Priority