HP Brio ba300 hp brio ba300, technical reference manual (product description) - Page 31

Disable onboard Super I/O ports and IRQs - motherboard

Page 31 highlights

Checkpoint Code 6Eh 70h 72h 74h 76h 7Ah 7Ch 7Eh 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 99h 9Ah 9Ch 9Eh 9Fh A0h A2h A4h A8h AAh POST Routine Description Display possible high address for UMB recovery Display error messages Check for configuration errors Test real-time clock Check for keyboard errors Test for key lock on Set up hardware interrupt vectors Initialize coprocessor if present Disable onboard Super I/O ports and IRQs Late POST device initialization Detect and install external RS 232 ports Configure non-MCD IDE controllers Detect and install external parallel ports Initialize PC-compatible PnP ISA devices Re-initialize onboard I/O ports Configure Motherboard Configurable Devices Initialize BIOS Data Area Enable Non-Maskable Interrupts (NMIs) Initialize Extended BIOS Data Area Test and initialize PS/2 Initialize floppy controller Determine number of ATA drives Initialize hard disk controllers Initialize local-bus hard disk controllers Jump to UsersPatch2 Build MPTABLE for multi-processor boards Disable A20 address line (Rel. 5.1 and earlier) Install CD ROM for boot Clear huge ES segment register Fixup Multi Processor table Check for SMART drive Shadow option ROMs Set up Power Management Enable hardware interrupts Determine number of ATA drives Set time of day Check key lock Initialize typematic rate Erase F2 prompt Scan for F2 key stroke BIOS overview 31

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38

BIOS overview
31
6Eh
Display possible high address for UMB recovery
70h
Display error messages
72h
Check for configuration errors
74h
Test real-time clock
76h
Check for keyboard errors
7Ah
Test for key lock on
7Ch
Set up hardware interrupt vectors
7Eh
Initialize coprocessor if present
80h
Disable onboard Super I/O ports and IRQs
81h
Late POST device initialization
82h
Detect and install external RS 232 ports
83h
Configure non-MCD IDE controllers
84h
Detect and install external parallel ports
85h
Initialize PC-compatible PnP ISA devices
86h
Re-initialize onboard I/O ports
87h
Configure Motherboard Configurable Devices
88h
Initialize BIOS Data Area
89h
Enable Non-Maskable Interrupts (NMIs)
8Ah
Initialize Extended BIOS Data Area
8Bh
Test and initialize PS/2
8Ch
Initialize floppy controller
8Fh
Determine number of ATA drives
90h
Initialize hard disk controllers
91h
Initialize local-bus hard disk controllers
92h
Jump to UsersPatch2
93h
Build MPTABLE for multi-processor boards
94h
Disable A20 address line (Rel. 5.1 and earlier)
95h
Install CD ROM for boot
96h
Clear huge ES segment register
97h
Fixup Multi Processor table
99h
Check for SMART drive
9Ah
Shadow option ROMs
9Ch
Set up Power Management
9Eh
Enable hardware interrupts
9Fh
Determine number of ATA drives
A0h
Set time of day
A2h
Check key lock
A4h
Initialize typematic rate
A8h
Erase F2 prompt
AAh
Scan for F2 key stroke
Checkpoint
Code
POST Routine Description