Intel BLKDG43NB Product Specification - Page 23

Parallel IDE Controller

Get Intel BLKDG43NB - MB 1333FSB DDR2 800 Aud+Lan SATA ATX PDF manuals and user guides
UPC - 735858201773
View all Intel BLKDG43NB manuals
Add to My Manuals
Save this manual to your list of manuals

Page 23 highlights

Product Description NOTE Many Serial ATA drives use new low-voltage power connectors and require adapters or power supplies equipped with low-voltage power connectors. For more information, see: http://www.serialata.org/ For information about The location of the Serial ATA connectors Refer to Figure 10, page 44 1.7 Parallel IDE Controller The Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The Parallel ATA IDE interface supports the following modes: • Programmed I/O (PIO): processor controls data transfer. • 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec. • Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec. • ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible. • ATA-100: DMA protocol on IDE bus allows host and target throttling. The ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec. NOTE ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling. The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives) and ATA devices. The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS. For information about The location of the Parallel ATA IDE connector Refer to Figure 10, page 44 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
Product Description
23
±
NOTE
Many Serial ATA drives use new low-voltage power connectors and require adapters or
power supplies equipped with low-voltage power connectors.
For more information, see:
For information about
Refer to
The location of the Serial ATA connectors
Figure 10, page 44
1.7
Parallel IDE Controller
The Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface.
The
Parallel ATA IDE interface supports the following modes:
•
Programmed I/O (PIO):
processor controls data transfer.
•
8237-style DMA:
DMA offloads the processor, supporting transfer rates of up to
16 MB/sec.
•
Ultra DMA:
DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 33 MB/sec.
•
ATA-66:
DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 66 MB/sec.
ATA-66 protocol is similar to Ultra DMA and is
device driver compatible.
•
ATA-100:
DMA protocol on IDE bus allows host and target throttling.
The ATA-100
logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up
to 88 MB/sec.
±
NOTE
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce
reflections, noise, and inductive coupling.
The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives)
and ATA devices.
The BIOS supports Logical Block Addressing (LBA) and Extended
Cylinder Head Sector (ECHS) translation modes.
The drive reports the transfer rate
and translation mode to the BIOS.
For information about
Refer to
The location of the Parallel ATA IDE connector
Figure 10, page 44