Intel DP43BF Intel Desktop Board DP43BFL Technical Product Specification - Page 47

Table 16., PATA Connector 44-Pin, Table 17., S/PDIF Header

Page 47 highlights

Technical Reference Table 16. PATA Connector (44-Pin) Pin 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 Signal Name #Reset Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 GND DMA Request #IOW #IOR IO Chrdy DMA Acknowledge IRQ14 Addr 1 Addr 0 #CS0 (1F0-1F7) #Active (LED driver) +5V_DC (logic) GND Pin 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 Signal Name GND Data 8 Data 9 Data 10 Data 11 Data 12 Data 13 Data 14 Data 15 Key (no pin) GND GND GND Cable Select GND #IOCS16 Passed Diagnostics Addr 2 #CS1 (3f6-3f7) GND +5V_DC (motor) Type (GND = ATA) Table 17. S/PDIF Header Pin Signal Name 1 Ground 2 S/PDIF out 3 Key (no pin) 4 +5 VDC 47

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90

Technical Reference
47
Table 16.
PATA Connector (44-Pin)
Pin
Signal Name
Pin
Signal Name
1
#Reset
2
GND
3
Data 7
4
Data 8
5
Data 6
6
Data 9
7
Data 5
8
Data 10
9
Data 4
10
Data 11
11
Data 3
12
Data 12
13
Data 2
14
Data 13
15
Data 1
16
Data 14
17
Data 0
18
Data 15
19
GND
20
Key (no pin)
21
DMA Request
22
GND
23
#IOW
24
GND
25
#IOR
26
GND
27
IO Chrdy
28
Cable Select
29
DMA Acknowledge
30
GND
31
IRQ14
32
#IOCS16
33
Addr 1
34
Passed Diagnostics
35
Addr 0
36
Addr 2
37
#CS0 (1F0-1F7)
38
#CS1 (3f6-3f7)
39
#Active (LED driver)
40
GND
41
+5V_DC (logic)
42
+5V_DC (motor)
43
GND
44
Type (GND = ATA)
Table 17.
S/PDIF Header
Pin
Signal Name
1
Ground
2
S/PDIF out
3
Key (no pin)
4
+5 VDC