Asus ROG MAXIMUS Z790 FORMULA ROG Z790 Series BIOS Manual English - Page 53

BCLK TSC HW Fixup, System Agent PLL Voltage

Page 53 highlights

SA PLL Frequency Override Allows you to configure Sa PLL Frequency. Configuration options: [Auto] [3200 MHz] [1600 MHz] BCLK TSC HW Fixup Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from PMA to APIC. Configuration options: [Enabled] [Disabled] Core Ratio Extension Mode Allows you to enable or disable Core Ratio Above 85 Extension Mode. [Disabled] Max Overclocking Ratio Limit as specified by OCMB 0x1 command is 85. [Enabled] Max Overclocking Ratio Limit as specified by OCMB 0x1 command is 120. FLL OC mode Configuration options: [Auto] [Disabled] [Normal] [Elevated] [Extreme Elevated] UnderVolt Protection When UnderVolt Protection is enabled, user will not be able to program under voltage in OS runtime. Recommended to keep it enabled by default. [Disabled] No UnderVolt Protection in Runtime. [Enabled] Allow BIOS undervolting, but enable UnderVolt Protection in Runtime. Switch Microcode Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from PMA to APIC. Configuration options: [Enabled] [Disabled] Core PLL Voltage Allows you to configure the offset for the Core PLL VCC Trim. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] GT PLL Voltage Allows you to configure the offset for the GT PLL VCC Trim. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] Ring PLL Voltage Allows you to configure the offset for the Ring PLL VCC Trim. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] System Agent PLL Voltage Allows you to configure the offset for the System Agent PLL VCC Trim. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] Memory Controller PLL Voltage Allows you to configure the offset for the Memory Controller PLL VCC Trim. The values range from 0.900V to 1.845V with an interval of 0.015V. Configuration options: [Auto] [0.90000] - [1.84500] ROG Z790 Series (Intel® 14th) BIOS Manual 53

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

ROG Z790 Series (Intel
®
14
th
) BIOS Manual
53
SA PLL Frequency Override
Allows you to configure Sa PLL Frequency.
Configuration options: [Auto] [3200 MHz] [1600 MHz]
BCLK TSC HW Fixup
Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from
PMA to APIC.
Configuration options: [Enabled] [Disabled]
Core Ratio Extension Mode
Allows you to enable or disable Core Ratio Above 85 Extension Mode.
[Disabled]
Max Overclocking Ratio Limit as specified by OCMB 0x1 command
is 85.
[Enabled]
Max Overclocking Ratio Limit as specified by OCMB 0x1 command
is 120.
FLL OC mode
Configuration options: [Auto] [Disabled] [Normal] [Elevated] [Extreme Elevated]
UnderVolt Protection
When UnderVolt Protection is enabled, user will not be able to program under voltage
in OS runtime. Recommended to keep it enabled by default.
[Disabled]
No UnderVolt Protection in Runtime.
[Enabled]
Allow BIOS undervolting, but enable UnderVolt Protection in
Runtime.
Switch Microcode
Allows you to enable or disable BCLK TSC HW Fixup disable during TSC copy from
PMA to APIC.
Configuration options: [Enabled] [Disabled]
Core PLL Voltage
Allows you to configure the offset for the Core PLL VCC Trim. The values range from
0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
GT PLL Voltage
Allows you to configure the offset for the GT PLL VCC Trim. The values range from
0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
Ring PLL Voltage
Allows you to configure the offset for the Ring PLL VCC Trim. The values range from
0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
System Agent PLL Voltage
Allows you to configure the offset for the System Agent PLL VCC Trim. The values
range from 0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]
Memory Controller PLL Voltage
Allows you to configure the offset for the Memory Controller PLL VCC Trim. The
values range from 0.900V to 1.845V with an interval of 0.015V.
Configuration options: [Auto] [0.90000] - [1.84500]