EVGA 123-YW-E175-A1 User Manual - Page 56

Read/Write CPU registers

Page 56 highlights

Using NVIDIA Software Award POST Codes Code 82 Name Security Check 83 Write CMOS 84 Display PNP 85 USB Final Init 86 Reserved 87 Reserved 88 Reserved 89 Setup ACPI tables 8A Reserved 8B Option ROM Detect 8C Reserved 8D Enable Parity Check 8E Reserved 8F IRQ12 Enable 90 Reserved 91 Reserved 92 Reserved 93 Boot Medium Read 94 Final Init 95 NumLock 96 Boot Attempt C0 Base CPU test C1 Memory Presence C2 Early Memory C3 Extend Memory C4 Special Display C5 Early Shadow C6 Cache presence CF CMOS Check Description Ask password security. Write all CMOS values back to RAM and clear screen. Display PNP devices Final USB initialization Setup ACPI tables Scan for Option ROMs Enable Parity Check Enable IRQ12 if mouse present Detect and store boot partition head and cylinders values in RAM Final init for last micro details before boot Set NumLock status according to Setup Set low stack Boot via INT 19h. Read/Write CPU registers Base memory detect Board Initialization Turn on extended memory, cache initialization First display initialization Early shadow enable for fast boot External cache size detection CMOS checkup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58

Using NVIDIA Software
Award POST Codes
Code
Name
Description
82
Security Check
Ask password security.
83
Write CMOS
Write all CMOS values back to RAM and clear screen.
84
Display PNP
Display PNP devices
85
USB Final Init
Final USB initialization
86
Reserved
87
Reserved
88
Reserved
89
Setup ACPI tables
Setup ACPI tables
8A
Reserved
8B
Option ROM
Detect
Scan for Option ROMs
8C
Reserved
8D
Enable Parity
Check
Enable Parity Check
8E
Reserved
8F
IRQ12 Enable
Enable IRQ12 if mouse present
90
Reserved
91
Reserved
92
Reserved
93
Boot Medium
Read
Detect and store boot partition head and cylinders
values in RAM
94
Final Init
Final init for last micro details before boot
95
NumLock
Set NumLock status according to Setup
96
Boot Attempt
Set low stack Boot via INT 19h.
C0
Base CPU test
Read/Write CPU registers
C1
Memory Presence
Base memory detect
C2
Early Memory
Board Initialization
C3
Extend Memory
Turn on extended memory, cache initialization
C4
Special Display
First display initialization
C5
Early Shadow
Early shadow enable for fast boot
C6
Cache presence
External cache size detection
CF
CMOS Check
CMOS checkup