Intel DG965WH Product Specification - Page 55

Add-in Card Connectors

Get Intel DG965WH PDF manuals and user guides View all Intel DG965WH manuals
Add to My Manuals
Save this manual to your list of manuals

Page 55 highlights

Technical Reference Table 23. Chassis Intrusion Header Pin Signal Name 1 Intruder 2 Ground Table 24. Front and Rear Chassis Fan Headers Pin Signal Name 1 Control 2 +12 V 3 Tach Table 25. Processor and Auxiliary Rear Chassis Fan Headers Pin Signal Name 1 Ground 2 +12 V 3 FAN_TACH 4 FAN_CONTROL 2.8.2.1 Add-in Card Connectors The board has the following add-in card connectors: • PCI Express x16: one connector supporting simultaneous transfer speeds up to 4 GBytes/sec of peak bandwidth per direction and up to 8 GBytes/sec concurrent bandwidth • PCI Express x1: three PCI Express x1 connectors. The x1 interface supports simultaneous transfer speeds up to 250 Mbytes/sec of peak bandwidth per direction and up to 500 MBytes/sec concurrent bandwidth • PCI Conventional (rev 2.3 compliant) bus: three PCI Conventional bus add-in card connectors. The SMBus is routed to PCI Conventional bus connector 2 only. PCI Conventional bus add-in cards with SMBus support can access sensor data and other information residing on the board. Note the following considerations for the PCI Conventional bus connectors: • All of the PCI Conventional bus connectors are bus master capable. • SMBus signals are routed to PCI Conventional bus connector 2. This enables PCI Conventional bus add-in boards with SMBus support to access sensor data on the board. The specific SMBus signals are as follows: ⎯ The SMBus clock line is connected to pin A40. ⎯ The SMBus data line is connected to pin A41. 55

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
Technical Reference
55
Table 23. Chassis Intrusion Header
Pin
Signal Name
1
Intruder
2
Ground
Table 24. Front and Rear Chassis Fan Headers
Pin
Signal Name
1
Control
2
+12 V
3
Tach
Table 25. Processor and Auxiliary Rear Chassis Fan Headers
Pin
Signal Name
1
Ground
2
+12 V
3
FAN_TACH
4
FAN_CONTROL
2.8.2.1
Add-in Card Connectors
The board has the following add-in card connectors:
•
PCI Express x16:
one connector supporting simultaneous transfer speeds up to
4 GBytes/sec of peak bandwidth per direction and up to 8 GBytes/sec concurrent
bandwidth
•
PCI Express x1:
three PCI Express x1 connectors.
The x1 interface supports
simultaneous transfer speeds up to 250 Mbytes/sec of peak bandwidth per
direction and up to 500 MBytes/sec concurrent bandwidth
•
PCI Conventional (rev 2.3 compliant) bus: three PCI Conventional bus add-in card
connectors.
The SMBus is routed to PCI Conventional bus connector 2 only
.
PCI
Conventional bus add-in cards with SMBus support can access sensor data and
other information residing on the board.
Note the following considerations for the PCI Conventional bus connectors:
•
All of the PCI Conventional bus connectors are bus master capable.
•
SMBus signals are routed to PCI Conventional bus connector 2.
This enables PCI
Conventional bus add-in boards with SMBus support to access sensor data on the
board.
The specific SMBus signals are as follows:
⎯
The SMBus clock line is connected to pin A40.
⎯
The SMBus data line is connected to pin A41.