Intel DN2800MT Technical Product Specification for Intel Desktop Board DN2800M - Page 91

Error Messages and Beep Codes, Port 80 Code, Progress Code Enumeration - sata driver

Page 91 highlights

Error Messages and Beep Codes Table 53. Port 80h POST Codes (continued) Port 80 Code Progress Code Enumeration CPU DXE SMM Phase 0x4D 0x4E 0x4F CPU DXE SMM Phase begin Relocate SM bases for all APs CPU DXE SMM Phase end I/O BUSES 0x50 Enumerating PCI buses 0x51 Allocating resources to PCI bus 0x52 Hot Plug PCI controller initialization USB 0x58 0x59 0x5A Resetting USB bus Reserved for USB ATA/ATAPI/SATA Resetting PATA/SATA bus and all devices 0x5B Reserved for ATA BDS 0x60 BDS driver entry point initialize 0x61 BDS service routine entry point (can be called multiple times) 0x62 BDS Step2 0x63 0x64 0x65 BDS Step3 BDS Step4 BDS Step5 0x66 BDS Step6 0x67 BDS Step7 0x68 BDS Step8 0x69 BDS Step9 0x6A BDS Step10 0x6B 0x6C 0x6D BDS Step11 BDS Step12 BDS Step13 0x6E BDS Step14 0x6F BDS return to DXE core (should not get here) Keyboard (PS/2 or USB) 0x90 Resetting keyboard 0x91 Disabling the keyboard 0x92 Detecting the presence of the keyboard 0x93 0x94 0x95 Enabling the keyboard Clearing keyboard input buffer Instructing keyboard controller to run Self Test (PS/2 only) continued 91

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107

Error Messages and Beep Codes
91
Table 53.
Port 80h POST Codes
(continued)
Port 80 Code
Progress Code Enumeration
CPU DXE SMM Phase
0x4D
CPU DXE SMM Phase begin
0x4E
Relocate SM bases for all APs
0x4F
CPU DXE SMM Phase end
I/O BUSES
0x50
Enumerating PCI buses
0x51
Allocating resources to PCI bus
0x52
Hot Plug PCI controller initialization
USB
0x58
Resetting USB bus
0x59
Reserved for USB
ATA/ATAPI/SATA
0x5A
Resetting PATA/SATA bus and all devices
0x5B
Reserved for ATA
BDS
0x60
BDS driver entry point initialize
0x61
BDS service routine entry point (can be called multiple times)
0x62
BDS Step2
0x63
BDS Step3
0x64
BDS Step4
0x65
BDS Step5
0x66
BDS Step6
0x67
BDS Step7
0x68
BDS Step8
0x69
BDS Step9
0x6A
BDS Step10
0x6B
BDS Step11
0x6C
BDS Step12
0x6D
BDS Step13
0x6E
BDS Step14
0x6F
BDS return to DXE core (should not get here)
Keyboard (PS/2 or USB)
0x90
Resetting keyboard
0x91
Disabling the keyboard
0x92
Detecting the presence of the keyboard
0x93
Enabling the keyboard
0x94
Clearing keyboard input buffer
0x95
Instructing keyboard controller to run Self Test (PS/2 only)
continued