Intel 945G User Manual - Page 16

Intel, 945G Express Chipset Features and, Operation - with ich7

Page 16 highlights

Intel® 945G Express Chipset Development Kit User's Manual Development Kit Features 2.4.2 Note: 2.5 ⎯ System Management mode ⎯ Multiple low-power states • Optimized for 32-bit applications running on advanced 32-bit operating systems Intel® Celeron® D Processor 341 This processor is not available in this development kits The Intel® Celeron® D Processor provides exceptional value and balanced performance with efficient power usage. It is binary compatible with previous Intel Architecture processors. Features of the processor include: • Binary compatible with applications running on previous members of the Intel microprocessor line • NetBurst microarchitecture • Support EM64T Technology • System bus frequency at 533 MHz • Rapid Execution Engine: Arithmetic Logic Units (ALUs) run at twice the processor core frequency. • Hyper Pipelined Technology ⎯ Advance Dynamic Execution ⎯ Very deep out-of-order execution • Enhanced branch prediction • 16 KByte Level 1 data cache • 256 KByte Advanced Transfer Cache (on-die, full-speed Level 2 (L2) cache) with 8way associatively and Error Correcting Code (ECC) • 144 Streaming SIMD Extensions 2 (SSE2) and 13 Streaming SIMD Extensions 3 (SSE3) instructions. • Power Management capabilities ⎯ System Management mode ⎯ Multiple low-power states • Optimized for 32-bit applications running on advanced 32-bit operating systems Intel® 945G Express Chipset Features and Operation The Intel 945G Express Chipset platform is designed based on the 32-bit IA-32 Intel® Architecture. The MCH connects to the processor as shown in Figure 1. The primary role of an MCH in a system is to manage the flow of information between its interfaces: the processor interface (FSB), the system memory interface (DRAM controller), the integrated graphics interface, the external graphics interface (PCI Express), and the I/O controller through the DMI interface. This includes arbitrating between the four interfaces when each initiates transactions. The ICH7 will provide extensive I/O support. The functions and capabilities include PCI Express, PCI, Serial ATA, USB, IDE, and much more. 16 Reference #308823

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54

Intel
®
945G Express Chipset Development Kit User’s Manual
Development Kit Features
Reference #308823
16
System Management mode
Multiple low-power states
Optimized for 32-bit applications running on advanced 32-bit operating systems
2.4.2
Intel
®
Celeron
®
D Processor 341
Note:
This processor is not available in this development kits
The Intel
®
Celeron
®
D Processor provides exceptional value and balanced performance
with efficient power usage. It is binary compatible with previous Intel Architecture
processors. Features of the processor include:
Binary compatible with applications running on previous members of the Intel
microprocessor line
NetBurst microarchitecture
Support EM64T Technology
System bus frequency at 533 MHz
Rapid Execution Engine: Arithmetic Logic Units (ALUs) run at twice the processor
core frequency.
Hyper Pipelined Technology
Advance Dynamic Execution
Very deep out-of-order execution
Enhanced branch prediction
16 KByte Level 1 data cache
256 KByte Advanced Transfer Cache (on-die, full-speed Level 2 (L2) cache) with 8-
way associatively and Error Correcting Code (ECC)
144 Streaming SIMD Extensions 2 (SSE2) and 13 Streaming SIMD Extensions 3
(SSE3) instructions.
Power Management capabilities
System Management mode
Multiple low-power states
Optimized for 32-bit applications running on advanced 32-bit operating systems
2.5
Intel
®
945G Express Chipset Features and
Operation
The Intel 945G Express Chipset platform is designed based on the 32-bit IA-32 Intel
®
Architecture.
The MCH connects to the processor as shown in Figure 1. The primary role of an MCH in
a system is to manage the flow of information between its interfaces: the processor
interface (FSB), the system memory interface (DRAM controller), the integrated graphics
interface, the external graphics interface (PCI Express), and the I/O controller through the
DMI interface. This includes arbitrating between the four interfaces when each initiates
transactions. The ICH7 will provide extensive I/O support. The functions and capabilities
include PCI Express, PCI, Serial ATA, USB, IDE, and much more.