Intel D845GVFN Product Specification - Page 44
Table 20., PCI Interrupt Routing Map
View all Intel D845GVFN manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 44 highlights
Intel Desktop Board D845GVFN Technical Product Specification Table 20. PCI Interrupt Routing Map PCI Interrupt Source Intel Extreme Graphics Controller ICH4 USB UHCI controller 1 SMBus controller ICH4 USB UHCI controller 2 AC '97 ICH4 Audio/Modem ICH4 LAN ICH4 USB UHCI controller 3 ICH4 USB 2.0 EHCI controller PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 PIRQA PIRQB INTA INTA INTB INTB INTD INTC ICH4 PIRQ Signal Name PIRQC PIRQD PIRQE PIRQF INTB INTC INTA INTA INTB INTD INTC INTA INTB PIRQG INTB INTA PIRQH INTD INTC INTD NOTE In PIC mode, the ICH4 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 19 for the allocation of PIRQ lines to IRQ signals in APIC mode. 44