Intel D845HV Intel Desktop Board D845HV Specification Update - Page 22

SPECIFICATION CLARIFICATIONS, Change to Description of Interrupts

Page 22 highlights

Intel Desktop Board D845HV Specification Update SPECIFICATION CLARIFICATIONS The Specification Clarifications listed in this section apply to the Desktop Board D845HV Technical Product Specification (Order Number A65136). All Specification Clarifications will be incorporated into a future version of that specification. 1. Change to Description of Section 2.6, Interrupts Section 2.6, Interrupts, will change in its entirety as follows: 2.6 Interrupts The Interrupts can go through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the Intel® ICH2 component. The PIC is supported in Windows* 98 SE and Windows ME and uses the first 16 interrupts. The APIC is supported in Windows 2000 and Windows XP and support a total of 24 interrupts. Table 16. IRQ NMI 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Interrupts System Resource I/O channel check Reserved, interval timer Reserved, keyboard buffer full Reserved, cascade interrupt from slave PIC COM2 (Note 1) COM1 (Note 1) LPT2 (Plug and Play option) / User available Diskette drive LPT1 (Note 1) Real-time clock Reserved for Intel ICH2 system management bus User available User available Onboard mouse port (if present, else user available) Reserved, math coprocessor Primary IDE (if present, else user available) Secondary IDE (if present, else user available) AGP video (through PIRQA) (Note 2) continued 16

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29

Intel
Desktop Board D845HV Specification Update
16
SPECIFICATION CLARIFICATIONS
The Specification Clarifications listed in this section apply to the
Desktop Board D845HV Technical Product
Specification
(Order Number A65136).
All Specification Clarifications will be incorporated into a future
version of that specification.
1.
Change to Description of Section 2.6, Interrupts
Section 2.6, Interrupts, will change in its entirety as follows:
2.6
Interrupts
The Interrupts can go through either the Programmable Interrupt Controller (PIC) or the Advanced
Programmable Interrupt Controller (APIC) portion of the Intel
®
ICH2 component.
The PIC is supported in
Windows* 98 SE and Windows ME and uses the first 16 interrupts.
The APIC is supported in Windows 2000
and Windows XP and support a total of 24 interrupts.
Table 16.
Interrupts
IRQ
System Resource
NMI
I/O channel check
0
Reserved, interval timer
1
Reserved, keyboard buffer full
2
Reserved, cascade interrupt from slave PIC
3
COM2
(Note 1)
4
COM1
(Note 1)
5
LPT2 (Plug and Play option) / User available
6
Diskette drive
7
LPT1
(Note 1)
8
Real-time clock
9
Reserved for Intel ICH2 system management bus
10
User available
11
User available
12
Onboard mouse port (if present, else user available)
13
Reserved, math coprocessor
14
Primary IDE (if present, else user available)
15
Secondary IDE (if present, else user available)
16
AGP video (through PIRQA)
(Note 2)
continued