Lenovo ThinkPad 600E Technical Reference Manual for the ThinkPad 600 - Page 17

Specifications, Performance Specifications,

Page 17 highlights

Specifications Figure 1-4 to Figure 1-7 list the specifications for the computers. Performance Specifications Device/Cycle Clock Counts (66 MHz) Microprocessor L1 cache (64bit) read/write hit L2 cache (64bit) (for not all models) read hit (back-to-back) write hit (back-to-back) Memory (64bit) (see Note) read, page hit read, bank miss read, page miss posted write write retire rate from write buffer Note: 233 or 266 MHz 1 CPUCLK 3-1-1-1(1-1-1-1) 5-1-1-1 8-1-1-1 11-1-1-1 3-1-1-1 -1-1-1 The cycle times shown for access to system board RAM are based on 66 MHz memory bus (SDRAM, CAS LATENCY=2) Figure 1-4. Performance Specifications System Overview 1-7

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147

Specifications
Figure
1-4 to Figure
1-7 list the specifications for the computers.
Performance Specifications
Figure
1-4. Performance Specifications
Device/Cycle
Clock Counts
(66 MHz)
Microprocessor
233 or 266
MHz
L1 cache (64bit)
read/write hit
1 CPUCLK
L2 cache (64bit) (for not all
models)
read hit (back-to-back)
write hit (back-to-back)
3-1-1-1(1-1-1-1)
Memory (64bit) (see Note)
read, page hit
read, bank miss
read, page miss
5-1-1-1
8-1-1-1
11-1-1-1
posted write
write retire rate from
write buffer
3-1-1-1
-1-1-1
Note:
The cycle times shown for access to system
board RAM are based on 66 MHz memory bus
(SDRAM, CAS LATENCY=2)
System Overview
1-7